Location:
Search - ddr
Search list
Description: tiny6410 linux系统下ddr驱动程序-Under tiny6410 linux system ddr driver
Platform: |
Size: 6144 |
Author: wjb |
Hits:
Description: tiny210 s5pv210 DDR初始化-tiny210 s5pv210 DDR initialization
Platform: |
Size: 1024 |
Author: 满满 |
Hits:
Description: this file contain sources code for ddr sdram
Platform: |
Size: 6868992 |
Author: mohamed |
Hits:
Description: 达芬奇系列开发板，ddr测试程序，用于检测Dsp和ddr之间的通路正常工作-Da Vinci series development board, DDR test program, used to detect between Dsp and DDR pathways to work normally
Platform: |
Size: 57344 |
Author: 卡卡罗特 |
Hits:
Description: Definitions for the DDR registers.
Platform: |
Size: 2048 |
Author: kgrbqr |
Hits:
Description: S3C6410的DDR驱动程序，实现了对DDR的读写操作-S3C6410 of DDR drivers, the realization of DDR read and write operations
Platform: |
Size: 11264 |
Author: songxiuhe |
Hits:
Description: SiRFprims DDR MDDR Hardware Design Guide
Platform: |
Size: 336896 |
Author: 丁雄 |
Hits:
Description: DDR SDRAM控制器verilog代码及中文说明文档-DDR SDRAM Controller Using Virtex-5 FPGA Devices
Platform: |
Size: 262144 |
Author: 马龙 |
Hits:
Description: DDR solution for problem in NPC contest
Platform: |
Size: 1024 |
Author: shi735712 |
Hits:
Description: Atmel SAMA5D3X DDR,DDR2,LPDDR2应用说明.-Atmel Microcontroller SAMA5D3x DDR2 LPDDR2 Application note
Platform: |
Size: 269312 |
Author: wells zhu |
Hits:
Description: ddr memory design basics intro
Platform: |
Size: 304128 |
Author: Umapathi Nadendla |
Hits:
Description: 使用verilog语言实现简单的DDR SDRAM控制器(Using Verilog language to achieve a simple DDR SDRAM controller)
Platform: |
Size: 1101824 |
Author: 搬砖123
|
Hits:
Description: 包含ddr_sdr_conf_pkg.vhd，reset.vhd，ddr_dcm.vhd，user_if.vhd，ddr_sdram.vhd，Mt46v16m16.vhd以及仿真TB文件；设计采用Virtex ii系列芯片，DDR_SDRAM型号为Mt46v16m16，可用于进行DDR控制的初步学习使用；通过细致了解并进行逻辑控制，可深入理解DDR芯片内部构造；
支持133MHz系统时钟频率，突发长度为2，可进行读、写、NOP、激活、自刷新配置、预充电以及各ROW/BANK的激活改变等动作，较适合DDR入门使用(Including the ddr_sdr_conf_pkg.vhd, reset.vhd, ddr_dcm.vhd, user_if.vhd, ddr_sdram.vhd, Mt46v16m16.vhd and simulation TB files; designed with Virtex ii series chips, DDR_SDRAM model for the Mt46v16m16, can be used for initial control of DDR control ; Through careful understanding and logic control, in-depth understanding of DDR chip internal structure;
Support 133MHz system clock frequency, burst length of 2, can be read, write, NOP, activation, self-refresh configuration, pre-charge and the activation of the ROW / BANK change action, more suitable for DDR entry)
Platform: |
Size: 20480 |
Author: 唛侬
|
Hits:
Description: 很好的PC内存条设计资料，如果你是内存设计的初学者，这里的资料很适合你，值得参考(Very good PC memory design information, if you are a beginner of memory design, the information here is very suitable for you, it is worth reference)
Platform: |
Size: 10548224 |
Author: armyzhang
|
Hits:
Description: 嵌入式DDR时序方面的书籍，对调试时序有帮助(The principle and timing.Rar of DDR)
Platform: |
Size: 2200576 |
Author: andy_zeng6
|
Hits:
Description: 低功耗DDR3芯片手册,DDR2芯片手册(Low power DDR3 chip Handbook,DDR2 chip Handbook)
Platform: |
Size: 12024832 |
Author: zhoumijihua |
Hits:
Description: imx6 ddr tool v2, ddr_stress_tester_v1.0.3
Platform: |
Size: 645120 |
Author: nicelzd |
Hits:
Description: fpga实现ddr数据收发测试，完整的工程，下载解压后，即可正确运行，已多次验证无误(FPGA DDR data receive and receive test, complete engineering, download and unzip, can run correctly, has been verified many times)
Platform: |
Size: 16119808 |
Author: 大木瓜 |
Hits:
Description: DDR 压力测试 ，针对imx6平台的DDR压力测试工具(DDR test for imx6 platform)
Platform: |
Size: 1767424 |
Author: 小石头初见 |
Hits:
Description: 裸板基于9G45的DDR测试样例，可用户判断DDR的空间大小，读写数据完整性，硬件片选是否正确，多颗DDR芯片硬件组合是否正确，硬件线路是否完整，DDR线路时序是否正常。(DDR bare board test case based on 9G45, the user can determine the DDR size of the space, read and write data integrity, hardware selection is correct, a plurality of DDR chip hardware combination is correct, the hardware circuit is complete, DDR line sequence is normal.)
Platform: |
Size: 4096 |
Author: FriendHuang |
Hits:
«
1
2
...
5
6
7
8
9
1011
12
13
14
15
...
28
»