Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - ddr

Search list

[Other] leon3-altera-ep2s60-ddr

Description: The GRLIB IP Library is an integrated set of reusable IP cores, designed for system-on-chip (SOC) development. The IP cores are centered around a common on-chip bus, and use a coherent method for simulation and synthesis. The library is vendor independent, with support for different CAD tools and target technologies. A unique plug&play method is used to configure and connect the IP cores without the need to modify any global resources.-The GRLIB IP Library is an integrated set of reusable IP cores, designed for system-on-chip (SOC) developmen t. The IP cores are centered around a common on-c hip bus, and use a coherent method for simulation and syn thesis. The library is vendor independent, with support for different CAD tools and target technologies. A unique plug
Platform: | Size: 103163 | Author: 岳昆 | Hits:

[Other resource] DDRSDRAM

Description: DDR sdram 包含的完整的源码,仿真的相关文件
Platform: | Size: 1021984 | Author: 飞翔 | Hits:

[Other resource] ddr_ctrl

Description: verilog hdl coding DDR sdram control for fpga
Platform: | Size: 27946 | Author: 王郁 | Hits:

[Other resource] Diag_Intel_IXP2400

Description: 开发Inetl IXP2400平台所必须的硬件诊断和测试程序。该软件包支持的功能包括CPU基本功能检测，串行通讯测试，以太网测试，DDR测试，QDR存储器测试，PCI总线检测等等。
Platform: | Size: 1758343 | Author: saishindou | Hits:

[Other resource] ddr_sdr_V1_1

Description: ddr verilog代码,实现DDR内存控制，是一个高效率的程序
Platform: | Size: 39298 | Author: liujun | Hits:

[Communication] DDR_MMC_JEDEC

Description: 关于DDR，DDR2,DDR3和MMC的标准规范。
Platform: | Size: 13941603 | Author: 崔海群 | Hits:

[Other resource] v4_ddr_sdram_controller

Description: 利用v4fpga实现sdram ddr控制器设计，很详细的，很实用的资料
Platform: | Size: 418207 | Author: hesonwhb | Hits:

[Other resource] software_hardware_checksum_fpga

Description: nois中基于c的ddr等存储器的checksum的实现.
Platform: | Size: 6699 | Author: qiuxin_88 | Hits:

[Special Effects] DRR_registration

Description: 通过将三维图像投影成2维ddr图像来实现2D-3D图像配准
Platform: | Size: 108976 | Author: 张旭 | Hits:

[Compress-Decompress algrithms] ddr

Description: 这是个跳舞机的源程序-This is a revolution of the source
Platform: | Size: 409426 | Author: 王燕 | Hits:

[Other resource] SEED-DaVinci_EVM_ddr

Description: SEED-DaVinci_EVM ddr 开发源代码
Platform: | Size: 37393 | Author: eser | Hits:

[Embeded-SCM Develop] DDRinterface

Description: 《ALTERA FPGA/CPLD高级篇》高速DDR存储器数据接口设计实例
Platform: | Size: 25327 | Author: shicheng342 | Hits:

[Other resource] DDRSDRAM

Description: 基于FPGA 实现DDR SDRAM的控制器
Platform: | Size: 474402 | Author: 张宁 | Hits:

[Other resource] DDR2_module_VHDL_test(Rev0.1)

Description: ddr 2 接口读写测试模块 ddr 2 接口读写测试模块
Platform: | Size: 126459 | Author: 骑士 | Hits:

[Other resource] u-boot-1.2.0-MPC5200Bpro-20070422

Description: 移植好的支持MPC5200B处理器和DDR SDRAM以及PCF8563实时时钟和SM712显卡启动的u-boot源代码
Platform: | Size: 9977110 | Author: XueTao | Hits:

[Other resource] DDR_SDRAM_controller_verilog

Description: DDR SRAM控制器的verilog完整设计文档（包含有完整的verilog源代码），
Platform: | Size: 475900 | Author: lipengfei | Hits:

[Other resource] ALLEGROconstrantdesign_DDR

Description: ALLEGRO 约束规则设置步骤（以DDR 为例）,同样为pdf格式方便大家下载使用
Platform: | Size: 218416 | Author: zhang | Hits:

[Other resource] t26a_ibis

Description: ddr sdram 的控制代码，采用VHDL语言书写
Platform: | Size: 282097 | Author: zxb | Hits:

[Other] ddr_ctrlv

Description: ddr ram controller vhdl code
Platform: | Size: 55711 | Author: heyong | Hits:

[Windows Develop] ddr_sdr_V1_0

Description: 关于DDR控制器方面的，可以看看，里面有较完整的代码和说明。
Platform: | Size: 39360 | Author: yuhl | Hits:
« 1 2 ... 7 8 9 10 11 1213 14 15 16 17 ... 28 »

CodeBus www.codebus.net