Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - HDL

Search list

[Other] veriloghdldesignandsynthesis

Description: (2003 prentice-hall)verilog hdl：a guide to digital design and synthesis(2nd edition).rar-(2003 prentice-hall) verilog hdl: a guide to digital design and synthesis (2nd edition). Rar
Platform: | Size: 1723392 | Author: xupeng | Hits:

[VHDL-FPGA-Verilog] verilog

Description: 本书简要介绍了Verilog硬件描述语言的基础知识，包括语言的基本内容和基本结构 ，以及利用该语言在各种层次上对数字系统的建模方法。书中列举了大量实例，帮助读者掌握语言本身和建模方法，对实际数字系统设计也很有帮助。本书是Verilog HDL的初级读本，适用于作为计算机、电子、电气及自控等专业相关课程的教材，也可供有关的科研人员作为参考书。 -The book briefly introduce the Verilog hardware description language of the basic knowledge, including the basic elements of language and basic structure, and the use of the language at various levels of digital system modeling method. The book lists a large number of examples to help readers master the language itself and modeling methods, the actual number of system design is also very helpful. This book is the Verilog HDL Primer, apply to as computers, electronics, electrical and control-related courses and other specialized materials, also available to the researchers as a reference.
Platform: | Size: 4171776 | Author: 张文辉 | Hits:

[VHDL-FPGA-Verilog] DTXS

Description: Verilog HDL编写的四位数码管动态显示程序,外围电路用CPLD来实现-Verilog HDL, prepared by four digital tube dynamic display procedures, the external circuit with CPLD to realize
Platform: | Size: 1024 | Author: yangytp | Hits:

[Embeded-SCM Develop] pci_uart_parity

Description: uart pci 等verilog hdl 代码-uart pci such as verilog hdl code
Platform: | Size: 7168 | Author: skdk | Hits:

[VHDL-FPGA-Verilog] I2C(VHDLVerilogHDL)

Description: 有两个，一个用VHDL编写的I2C，一个Verilog hdl语言编写的-Have two, one with VHDL prepared I2C, a Verilog hdl languages
Platform: | Size: 514048 | Author: sunstar | Hits:

[VHDL-FPGA-Verilog] verylogHDL

Description: verylog hdl教程，硬件编程语言，简单易学，它的语法比起VHDL来说没有那么严格，很适合初学者学习，如果你有C，pascal或者其他语言的基础应该能很快学习入门，本人还有VHDL的视频教程，有意者可以联系我，QQ：25956661-verylog hdl tutorials, hardware programming language, easy to learn, and its grammar than VHDL is no less stringent, it is suitable for beginners to learn, if you have C, pascal or other languages should be able to quickly learning portal, I also VHDL has video tutorials, Interested parties can contact me, QQ: 25956661
Platform: | Size: 4837376 | Author: 吴风昱 | Hits:

[Software Engineering] dpll_fpga

Description: 基于FPGA设计数字锁相环，提出了一种由微分超前/滞后型检相器构成数字锁相环的Verilog-HDL建模方案-FPGA-based design of digital phase-locked loop, a by the differential ahead of/lag type seizure constitutes a digital phase-locked loop phase of the Verilog-HDL modeling program
Platform: | Size: 504832 | Author: Zoe | Hits:

[VHDL-FPGA-Verilog] uart_0

Description: 异步串行通信Uart接口设计，Verilog HDL程序，嵌入式必备哦-Asynchronous serial communication UART Interface Design, Verilog HDL procedures essential embedded Oh
Platform: | Size: 5120 | Author: 白雪 | Hits:

[SCM] hdl_dump

Description: 在电脑上通过此软件可以识别PS2游戏机的硬盘,可以通过网络或直接挂PS2游戏机的硬盘灌游戏光盘镜像文件进去,配合HDL工具使用,这是此工具的源码.-Computer software can be identified through this PS2 game console
Platform: | Size: 265216 | Author: 马宣 | Hits:

[Special Effects] HDL

Description: RGB和YCbCr相互转换的Verelog程序-RGB and YCbCr mutual conversion process Verelog
Platform: | Size: 4096 | Author: 罗林波 | Hits:

[VHDL-FPGA-Verilog] VGA_1024×768×85

Description: 用verilog hdl实现的VGA显示彩条信号，其中包括VGA时序、竖彩条、横彩条、棋盘格-Using verilog hdl realize the VGA display color signals, including VGA timing, vertical color, Wang Cai, the checkerboard lattice
Platform: | Size: 450560 | Author: 华磊 | Hits:

[Software Engineering] 2005-9-5-M8AY1EQBIPZD4SWW

Description: 介绍了一种采用硬件控制的自动数据采集系统的设计方法，包括数字系统自顶向下的设计思路、Verilog HDL对系统硬件的描述和状态机的设计以及MAX+PLUSII开发软件的仿真。设计结果表明：该采集系统具有很高的实用价值，极大地提高了系统的信号处理能力。-Introduce a hardware-controlled automated data acquisition system design methods, including digital systems top-down design, Verilog HDL description of system hardware and state machine design and MAX+ PLUSII simulation software. Design results show that: The acquisition system of high practical value, which greatly improve the system
Platform: | Size: 44032 | Author: 普林斯 | Hits:

[VHDL-FPGA-Verilog] FIR

Description: ＦＰＧＡ实现数字滤波器，基于硬件描述语言ＶＥＲＩＬＯＧ　ＨＤＬ，顶层文件ＦＩＲ．Ｖ-FPGA realization of digital filters, based on the hardware description language VERILOG HDL, the top-level file FIR. V
Platform: | Size: 5120 | Author: YP | Hits:

[VHDL-FPGA-Verilog] TOUBIYINLIAO

Description: verilog HDL自动投币售饮料机程序，分一元和五毛，有找零功能。-verilog HDL automatic coin machine beverage sale procedures, sub-one dollar and fifty cents, and give change function.
Platform: | Size: 1024 | Author: 王义 | Hits:

[VHDL-FPGA-Verilog] SELLER

Description: 基于verilog HDL的自动售货机控制电路设计: 可以对5种不同种类的货物进行自动售货,价格分别为A=1.00,B=1.50,C=1.80,D=3.10,E=5.00 。售货机可以接受1元,5角,1角三种硬币(即有三种输入信号IY,IWJ,IYJ),并且在一个3位7段LED(二位代表元,一位代表角)显示以投入的总钱数，最大9.90元，如果大于该数值，新投入的硬币会退出,选择货物的输入信号Ia,Ib,Ic,Id,Ie和一个放弃信号In,输出指示信号为 Sa, Sb ,Sc ,Sd, Se 分别表示售出相应的货物,同时输出的信号yuan, jiao代表找零,相应每个脉冲代表找零相应的硬币，上述输入和输出信号均是一个固定宽度的脉冲信号。
Platform: | Size: 1024 | Author: chenyi | Hits:

[VHDL-FPGA-Verilog] UART_send

Description: Verilog HDL 串口发送程序，在ACTEL Fusion FPGA上实验成功 ，和大家一起分享！^_^-Verilog HDL send serial procedures, ACTEL Fusion FPGA in the success of the experiment, and share with everyone! ^ _ ^
Platform: | Size: 1024 | Author: whq | Hits:

[VHDL-FPGA-Verilog] VerilogHDL_programmer_tutorial_and_source_code

Description: 《Verilog HDL 程序设计教程》及配套源码
Platform: | Size: 11017216 | Author: 小勇 | Hits:

[VHDL-FPGA-Verilog] beijing_university_verilog_reference

Description: 北大verilog hdl课件！内部资料，内含大量的工程实例，是学习的好资料-Verilog hdl North courseware! Internal information, including a large number of engineering practice, is to learn from the good information
Platform: | Size: 1550336 | Author: jackie | Hits:

[VHDL-FPGA-Verilog] Verilog_sourcecode

Description: 清华大学verilog hdl源码例子，作业，内含源代码，详细的文档说明，非常有用-Tsinghua University, verilog hdl code examples work, containing the source code, detailed documentation, very useful
Platform: | Size: 1061888 | Author: jackie | Hits:

[Other] source

Description: 包含了四位计数器等基本数字模块的的verilog HDL程序代码,该功能实现,可以直接利用DC进行综合,得到硬件电路,亦能够转换成VHDL语言进行综合-Contains four basic digital counter module of the verilog HDL code, the functions can be integrated directly using DC, the hardware circuit, was also able to convert VHDL language integrated
Platform: | Size: 11264 | Author: jia | Hits:
« 1 2 ... 6 7 8 9 10 1112 13 14 15 16 ... 50 »

CodeBus www.codebus.net