Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - interleaver

Search list

[Mathimatics-Numerical algorithms] Conv-Int.h

Description: Definitions of convolution interleaver cla-Definitions of convolution interleaver class
Platform: | Size: 1024 | Author: Jawahar | Hits:

[3G develop] Soft_Bit_Interleaver

Description: Bit interleaver code for 3GPP LTE standard
Platform: | Size: 1024 | Author: Zol Guy | Hits:

[Search Engine] interleaver

Description: interleaver research
Platform: | Size: 10319872 | Author: amino | Hits:

[matlab] random1024

Description: s=21的s-随机交织图样代码 matlab下生成1024位图样，直接运行-s = 21 for s-random interleaver design code
Platform: | Size: 2048 | Author: 谢文轩 | Hits:

[VHDL-FPGA-Verilog] jiaozhiqi

Description: 是Turbo码交织器的VHDL设计与仿真的文献-Is the Turbo Code Interleaver Design and Simulation of VHDL literature
Platform: | Size: 765952 | Author: 郑国 | Hits:

[Other] 88888

Description: 基于MATLAB的卷积交织编译码研究 基于MATLAB的卷积交织编译码研究-MATLAB-based encoding and decoding of convolutional interleaving MATLAB-based Encoding and Decoding of Convolutional Interleaver
Platform: | Size: 177152 | Author: 陈志平 | Hits:

[Windows Develop] turbo

Description: map algorithm for turbo codes in matlab the simulation, using 1 / 2 code rate rsc and 2 - random interleaver
Platform: | Size: 16384 | Author: 刘阔 | Hits:

[VHDL-FPGA-Verilog] interleaver

Description: 交织编码器的verilog代码实现，此外有testbench和波形。-the verilog code for the interleave encoder, with the testbench code and waveform screen print.
Platform: | Size: 64512 | Author: Yang Jie | Hits:

[VHDL-FPGA-Verilog] interweave_1

Description: 用VHDL语言编写的实现交织编码和解交织功能的代码。交织采用按行写入，按列读出的方法实现。主要包括：信源信号产生（20位的m序列），交织器，解交织器。为实现流水线的操作，采用了两个交织器和两个解交织器，当一个写入数据的时候，另一个读出数据。-Implementation using VHDL language features Interleaved Coded deinterleave code. Intertwined with by line write, read out by column method implementation. Include: source signal generator (20-bit m sequence), interleaver, interleaver solution. For the realization of the pipeline operation, using two solutions of the two interleaver and interleaver, when a write data, another read data.
Platform: | Size: 36864 | Author: 李修函 | Hits:

[3G develop] Bit_Interleaver_deinterleaver_for_LTE

Description: LTE比特交织和解交织程序，支持LTE标准。-LTE interleaver bit interleaving process of reconciliation, support the LTE standard.
Platform: | Size: 2048 | Author: bennytang | Hits:

[matlab] Random_Order_N

Description: 随机交织器的matlab实现：通过MC仿真的方法产生随机数-Matlab random interleaver implementation
Platform: | Size: 1024 | Author: David | Hits:

[matlab] block_Interleaver

Description: This for Block Interleaver -This is for Block Interleaver
Platform: | Size: 1024 | Author: Satria | Hits:

[matlab] tangyouhua_0738200224

Description: 仿真螺旋交织器系统。要求将得到的整数序列放置在三个工作空间中并输出值。观察交织后数值的可视化变化规律。螺旋交织器模块参数：螺旋排列列数3；组的大小2；螺旋排列的跳步1；初始条件0。螺旋解交织器参数设置同螺旋交织器。斜坡函数模块参数：斜率1；开始时间0；初始输出1；矢量参数一维。缓存器参数：输出缓存长度6；缓存交叠0；初始条件0。仿真系统中的时延参数为7。-Simulation of helical interleaver system. Requirements will be placed in the three integer sequences and the output value of the workspace. Values observed after mixed visual variation. Helical interleaver module parameters: the number of columns 3, spirally arranged group size 2 spiral arrangement of jump 1 initial condition 0. Deinterleaving parameters set screw with helical interleaver. Ramp function module parameters: slope 1 start time 0 initial output 1 one-dimensional vector parameter. Buffer parameters: the length of the output buffer 6 cache overlap 0 initial condition 0. Delay parameter in the simulation system 7.
Platform: | Size: 3072 | Author: 谭杰龙 | Hits:

[matlab] inter_deinter_leaver.tar

Description: Block-interleaver/deinterleaver according to the IEEE 802.11-2007 Defined by two step-permutation : The first permutation ensures that adjacent coded bits are mapped onto nonadjacent sub-carriers. The second ensures that adjacent coded bits are mapped alternately onto less and more significant bits of the constellation and, thereby, long runs of low reliability (LSB) bits are avoided. Tested and works we-Block-interleaver/deinterleaver according to the IEEE 802.11-2007 Defined by two step-permutation : The first permutation ensures that adjacent coded bits are mapped onto nonadjacent sub-carriers. The second ensures that adjacent coded bits are mapped alternately onto less and more significant bits of the constellation and, thereby, long runs of low reliability (LSB) bits are avoided. Tested and works well
Platform: | Size: 1024 | Author: skunster | Hits:

[3G develop] interleaver-delay

Description: 计算交织器延时的matlab函数,采用的是小m序列交织方法-The matlab function which used to compute de delay of interleaver
Platform: | Size: 2048 | Author: 王子秋 | Hits:

[Communication-Mobile] Interleaver

Description: This is the simulink model and also the matlab function code for the interleaver section in the IEEE 802.11a Transmitter Design.
Platform: | Size: 8192 | Author: smd | Hits:

[Software Engineering] interleaver

Description: 移动通信中信道编码交织器的 Verilog hdl 实现-Verilog hdl mobile communication channel coding interleaver implementations
Platform: | Size: 1024 | Author: 杜欧鸥 | Hits:

[Documents] interleaver-matlab

Description: matlab code fore interleaver on ofdm transverse
Platform: | Size: 60416 | Author: santhosh | Hits:

[Other] interleaver

Description: This the interleaver Matlab script-This is the interleaver Matlab script
Platform: | Size: 1024 | Author: eozturk73 | Hits:

[Program doc] interleaver-vhdl-code

Description: lte turbo interleaver
Platform: | Size: 143360 | Author: sampath | Hits:
« 1 2 3 45 6 7 8 9 10 »

CodeBus www.codebus.net