Location:
Search - interleaver
Search list
Description: c语言下turbo码encode和decode加噪仿真过程，其中交织器其一有用到LTE方式，代码粗糙，见谅-c language code encode and decode next turbo plus noise simulation process, which LTE interleaver to form a useful one, code rough, excuse me
Platform: |
Size: 3072 |
Author: dingwei |
Hits:
Description: Turbo code simulation.
This code can be compiled on all platforms.
The interleaver size is 10000.
SNR can be varied according to user s need. However, each time SNR is changed, the code must be recompiled.-Turbo code simulation.
This code can be compiled on all platforms.
The interleaver size is 10000.
SNR can be varied according to user s need. However, each time SNR is changed, the code must be recompiled.
Platform: |
Size: 4096 |
Author: tiko |
Hits:
Description: 在802.16标准下，给定了交织器后，设计出解交织，有关参数，见标准-In std 802.16, deinterleaver is designed with regard to the given interleaver. The parmater concerned is in std.
Platform: |
Size: 32768 |
Author: richard |
Hits:
Description: 3GPP标准交织器，南京邮电大学，通信工程系-3GPP standard interleaver
Platform: |
Size: 2048 |
Author: lilin |
Hits:
Description: this program is a simulation Berrou_Glavieux interleaver
Platform: |
Size: 1024 |
Author: yahyajasim |
Hits:
Description: this program is a simulation of Barrel_shifting interleaver
Platform: |
Size: 1024 |
Author: yahyajasim |
Hits:
Description: 9*18交织器的实现。对初学者很有用的，欢迎下载-9* 18 interleaver implementation. Very useful for beginners, are welcome to download
Platform: |
Size: 2048 |
Author: 小黑豆 |
Hits:
Description: VHDL代码完成行列交织与解交织的功能实现-the realization of interleaver on VHDL language
Platform: |
Size: 8192 |
Author: 由佳彬 |
Hits:
Description: 根据MATLAB中的伪随机交织器产生的交织图案初始化到ROM中，从ROM中读取交织图案对输入数据进行交织。同时也可根据解交织图案进行解交织，同样的算法。-In accordance with MATLAB generated pseudo-random interleaver initialization pattern woven into the ROM, read from the ROM interwoven interwoven pattern of input data. Can also be deinterleaving deinterleaving pattern, the same algorithm.
Platform: |
Size: 1024 |
Author: 源天 |
Hits:
Description: BCH(15,11,1)+交织编解码matlab代码-BCH (15,11,1) with interleaver matlab code
Platform: |
Size: 1024 |
Author: Erik |
Hits:
Description: Turbo Encoder using RSC encoder with interleaver
Platform: |
Size: 1024 |
Author: selva |
Hits:
Description: Turbo decoder under awgn channel.
-The input is: uncoded bits,coded bits 1,coded bits2(interleaved), LLR from other source(if use only one turbo code ,fill all zero is ok), numbers of iterations, interleaver between two CC,
source bit,decoder id(if used in parreled connected turbo codes), interleaver between two sources(under the situation of two turbo codes).
Platform: |
Size: 1024 |
Author: Wang Qianxing |
Hits:
Description: 用硬件方式实现的3GPP的turob码的一整套流程!它包括3个不同的程序.其特点有:1.使用3种不同方式下用硬件实现编译码的过程(最优译码方式对比)2.不同交织长度下对性能影响的对比分析3.对1点所说的三种方法进行性能对比!对研究3GPP具有教大的参考价值!-Implemented in hardware mode set of 3GPP the turob code process! It includes three different programs. Its characteristics are: 1. Using 3 different modes with hardware encoding and decoding process (optimal decoding comparison) 2 . different interleaver lengths Comparative Analysis of Performance 3. to the 1:00 performance of the three methods mentioned comparison! research 3GPP has great reference value to teach!
Platform: |
Size: 95232 |
Author: 陈雅翼 |
Hits:
Description: Trubo编码器
得到随机交织器
得到3GPP标准交织器-Trubo encoder obtained by random interleaver interleaver 3GPP standards
Platform: |
Size: 1024 |
Author: shenfeng |
Hits:
Description: 交织分复用多址(IDMA)的matlab程序。IDMA可以通过简单的迭代运算分离各用户的信号，是一种有前途的技术。-matlab program for Interleaver division multiple accessing(IDMA).
Platform: |
Size: 5120 |
Author: aiziyou |
Hits:
Description: turbo码matlab程序，仿真图，编码译码，交织器，迭代次数。-turbo codes matlab, emulation map, coding and decoding, interleaver, the number of iterations.
Platform: |
Size: 87040 |
Author: 啊啊有 |
Hits:
Description: 交织器和解交织器编译码方法能够在matlab仿真环境中实现-Interleaver interleaver reconciliation encoding and decoding method can achieve in the matlab simulation environment
Platform: |
Size: 2048 |
Author: 刘超 |
Hits:
Description: 1/3,k=9的卷积码VHDL实现,在xilinx ise上仿真成功。-1/3, k = 9 convolutional code VHDL implementation of the simulation in the xilinx ise success.
Platform: |
Size: 1024 |
Author: 杨胜丰 |
Hits:
Description: It is verilog based implementation of interleaver and counter for 0,15,3,7,8,4,2,14
Platform: |
Size: 1024 |
Author: urvish |
Hits:
Description: 交织器，并且映射到64点FFT的子载波上-Interleaver, and mapped to the 64-point FFT on the sub-carrier
Platform: |
Size: 4096 |
Author: Team |
Hits: