Location:
Search - interleaver
Search list
Description: documents for qpp interleaver for turbo coding
Platform: |
Size: 617472 |
Author: ren |
Hits:
Description: （2，1，3）卷积码编译码程序。
每行代码有说明，方便阅读
-(2,1,3) convolutional code encoding and decoding procedures. Has made it clear that every line of code to facilitate reading
Platform: |
Size: 2048 |
Author: 以琳 |
Hits:
Description: 这是一个交织器/解交织器的FPGA实现，虽然交织器的功能简单，但是其实现比较复杂-This is an interleaver/de-interleaver to achieve the FPGA, although the function of interleaver simple, but its more complicated to achieve
Platform: |
Size: 834560 |
Author: 谢建伟 |
Hits:
Description: block interleaver code
Platform: |
Size: 2981888 |
Author: kama |
Hits:
Description: 关于Turbo码交织器的设计 关于Turbo码交织器的设计 -About Turbo Code Interleaver Design on Turbo Code Interleaver Design on Turbo Code Interleaver Design on Turbo Code Interleaver Design
Platform: |
Size: 2048 |
Author: 王萌 |
Hits:
Description: master interleaver with aks design..its a matlab code program.
Platform: |
Size: 1024 |
Author: ratnesh |
Hits:
Description: 通信系统中的数据交织程序The data communication system procedures intertwined-The data communication system procedures intertwined The data communication system procedures intertwined
Platform: |
Size: 635904 |
Author: lee |
Hits:
Description: 实现矩阵交织的Veriog源代码，内含有modelsim测试文件-Veriog interwoven matrix of the realization of the source code files containing the test modelsim
Platform: |
Size: 27648 |
Author: 尚龙 |
Hits:
Description: 有关Turbo码的matlab仿真程序，包括信源，BSC编码，伪随机交织，打孔，信道仿真等。最重要的是LOGMAP算法，包含在logmapo.m.里面。这是VT的吴宇飞写的源码，我自己根据理解写了一个稍微简单点能理解的程序，在logmap.m里面 -Of the Turbo code matlab simulation program, including source, BSC code, pseudo-random interleaver, perforated, such as channel simulation. The most important thing is LOGMAP algorithm, included in the logmapo.m. Inside. This is the VT of the source吴宇飞write, I understood that writing a simple point to understand a little of the procedure, in which logmap.m
Platform: |
Size: 49152 |
Author: Justin |
Hits:
Description: Rectangular Interleave ia a C++ object for performing rectangular interleaving. Can either specify the numbers of rows and columns for interleaving or just the sizeof the interleaver and allow it to construct the squarest rectangle.-Rectangular Interleave ia a C++ object for performing rectangular interleaving. Can either specify the numbers of rows and columns for interleaving or just the sizeof the interleaver and allow it to construct the squarest rectangle.
Platform: |
Size: 1024 |
Author: agur |
Hits:
Description: block interleaver and coding
Platform: |
Size: 1024 |
Author: samer |
Hits:
Description: De-interleaver does the opposite to the interleaver put at the transmitter part. This includes two level of de-interleaving. WiMAX includes this interleaving in it physical layer.
Platform: |
Size: 1024 |
Author: muruga |
Hits:
Description: 利用3GPP交织器和LTE交织器完成turbo码的仿真并做比较，不同解码算法的比较-Using 3GPP Interleaver and complete LTE interleaver turbo code simulation and comparison, a comparison of different decoding algorithms
Platform: |
Size: 112640 |
Author: 老五 |
Hits:
Description: Long Term Evolution LTE block interleaver and deinterleaver
Platform: |
Size: 1024 |
Author: devdvl |
Hits:
Description: DVB系统中交织器和解交织器设计的FPGA实现-DVB system, the reconciliation Interleaver Interleaver design FPGA implementation
Platform: |
Size: 708608 |
Author: 程钢 |
Hits:
Description: 包含了Turbo码编译码中交织器解交织器的原创代码，以信息长度为8920为例-Includes Turbo Code Interleaver codec solution interleaver original code with information length of 8920 as an example
Platform: |
Size: 1024 |
Author: 杨娜 |
Hits:
Description: 本程序为将WuYufei的turbo码中随机交织器程序改为分组交织器的程序，此分组交织器为20by20实现行入列出功能，经调试可用-This procedure will be WuYufei random interleaver of turbo codes in the program changed to packet interleaver process, this packet interleaver row into the list for the 20by20 achieve functionality, can be used by the debugging
Platform: |
Size: 50176 |
Author: eric |
Hits:
Description: 卷积交织的地址生成器，通过编译，很好的代码，珍藏-Convolutional Interleaver address generater
Platform: |
Size: 3072 |
Author: 魏强 |
Hits:
Description: 这是一个基于FPGA的交织器的VHDL源代码-This is an FPGA-based interleaver of the VHDL source code for
Platform: |
Size: 120832 |
Author: xx |
Hits:
Description: document containing how to implement a new scheme of viterbi algorithm which comparatively is faster than the conventional viterbi algorithm with an interleaver especially designed to reduce the computational complexity.
Platform: |
Size: 504832 |
Author: ubi |
Hits: