jiaozhiqi Is the Turbo Code Interleaver Design and - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: jiaozhiqi

Category:
VHDL-FPGA-Verilog
Tags:
File Size:
748kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
zdghit

Description: Is the Turbo Code Interleaver Design and Simulation of VHDL literature

Downloaders recently: [More information of uploader zdghit]

To Search: vhdl code of interleaver interleaver by vhdl interleaver design by vhdl TURBO interleaver vhdl

[turbo-interleaver] - FPGA-Based Turbo Code Interleaver Design
[4_31] - This is an interleaver/de-interleaver to
[interleaver-vhdl] - 4-8 prepared VHDL code interleaver
[Turbo] - Using 3GPP interweaves and LTE interweav
[FPGA_interleaver] - This is an FPGA-based interleaver of the

File list (Check if you may need any files):

一种Turbo码交织器的VHDL设计与仿真.caj

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.