Search - dds - CodeBus

[VHDL-FPGA-Verilog] DDS

Description: 本代码在fpga中实现了dds，程序有三个按键：一个控制产生的波形（正弦波或方波），另两个控制频率增加或降低。程序附有注释，并在signaltap中仿真成功。-The code is implemented in fpga a dds, program has three buttons: a control generated waveform (sine or square wave), the other two control the frequency increase or decrease. Program with comments, and success in signaltap the simulation.
Platform: | Size: 2167808 | Author: 郝强 | Hits:

[VHDL-FPGA-Verilog] dds

Description: 在quartus下的DDS设计，Verilog语言，可以产生正弦波、三角波、方波等，频率可调。-Under the DDS in quartus design, Verilog language, you can produce sine wave, triangle wave, square wave, frequency adjustable.
Platform: | Size: 2632704 | Author: 米多 | Hits:

[VHDL-FPGA-Verilog] FPGA(DDS)

Description: 采用FPGA来实现DDS，发出任意频率的三角波，方波或正弦波-Use FPGA to implement DDS, given any frequency triangle wave, square wave or sine wave
Platform: | Size: 416768 | Author: haha | Hits:

[Other Embeded program] DDS

Description: Verilog语言实现基于DDS技术的余弦信号发生器，输出位宽16Bit-Verilog language technology based on the cosine DDS signal generator, the output bit width 16Bit
Platform: | Size: 4096 | Author: 柏承建 | Hits:

[Embeded-SCM Develop] DDS

Description: DDS技术及其在电子对抗领域中的应用，难得的中文有价值的论文，仅限参考-DDS technology and its application in the field of electronic countermeasures, a rare Chinese valuable papers, only references
Platform: | Size: 199680 | Author: 杨帆 | Hits:

[VHDL-FPGA-Verilog] DDS-SIN

Description: 基于DDS原理的幅度，频率可调的正弦波发生器，内含单片机读键盘和1602的显示程序-DDS based on the principle of amplitude, frequency tunable sine wave generator that contains 1602 microcontroller read the keyboard and display program
Platform: | Size: 8982528 | Author: weiwenfeng | Hits:

[VHDL-FPGA-Verilog] DDS

Description: DDS 用VHDL写的输出的正弦波程序调频调幅调相-DDS WRITE IN VHDL ,including FSK ASK
Platform: | Size: 1024 | Author: 孙伟成 | Hits:

[VHDL-FPGA-Verilog] dds

Description: verilog 硬件语言实现DDS，使用ise11.1和modelsim se6.5仿真测试-verilog hardware language DDS, using the simulation test ise11.1 and modelsim se6.5
Platform: | Size: 2594816 | Author: linzi | Hits:

[VHDL-FPGA-Verilog] dds-design

Description: fpga实现dds，实现任意波形输出信，设计代码verilog-dds fpga realization
Platform: | Size: 1024 | Author: cc | Hits:

[matlab] DDS

Description: 不同频率正弦信号产生，可用于生成DDS中的ROM-Sinusoidal signals of different frequencies generated can be used to generate the ROM DDS
Platform: | Size: 1024 | Author: fanqi | Hits:

[matlab] dds

Description: DDS的软件开发适合初学者 DDS的软件开发适合初学者-DDS的软件开发适合初学者DDS的软件开发适合初学者DDS的软件开发适合初学者
Platform: | Size: 6144 | Author: liweisong | Hits:

[VHDL-FPGA-Verilog] dds

Description: DDS数字式频率合成器利用VERILOG实现，有modelsim仿真图-DDS digital frequency synthesizer using VERILOG realization, modelsim simulation diagram
Platform: | Size: 382976 | Author: | Hits:

[SCM] DDS

Description: DDS文件夹内的程序，完成直接数字频率合成功能,有正弦,三角,方波三种波形,并能扫频. 可通过键盘操作设置频率参数和选择波形种类和控制运行. 由两部分组成,"C"文件夹内,是用于在 51 单片机上运行的 C语言程序, "Verilog"文件夹内,是用Verilog语言编写的 FPGA 程序.-DDS program folder, complete direct digital frequency synthesis function, sine, triangle, square wave three, and can sweep. Can be set by keyboard operation frequency parameters and select the waveform type and control operation. Consists of two parts, " C" folder, is used to running on the microcontroller in the 51 C language program, " Verilog" folder, is written in Verilog FPGA program.
Platform: | Size: 433152 | Author: 王金 | Hits:

[VHDL-FPGA-Verilog] FPGA-VHDL-DDS

Description: 基于FPGA的DDS波形发生器--程序，如果需要产生输出不同的位数的波形，可以自行修改程序中的rom表中数据位数-FPGA-based waveform generator DDS- procedure, if the number of bits required to generate output of different waveforms in the program can modify data in the table the median rom
Platform: | Size: 1256448 | Author: 许聪 | Hits:

[Driver Develop] stc-dds

Description: stc89c52单片机 dds模块驱动程序stc89c52单片机 dds模块驱动程序-stc89c52 driver stc89c52 SCM SCM module dds dds Module Driver
Platform: | Size: 79872 | Author: 吉全祥 | Hits:

[VHDL-FPGA-Verilog] DDS

Description: DDS数字频率合成的verilog代码，附有正余弦查找表等-DDS digital frequency synthesis verilog code, with a cosine look-up table, etc.
Platform: | Size: 16772096 | Author: allen-haha | Hits:

[SCM] DDS-and-FFT

Description: MSP430系列单片及所用的DDS及FFT程序源码，已调通，可用。-Source code of the DDS and FFT which running on the MSP430 MCU,it is a part of our project which has been improved to be true.
Platform: | Size: 16384 | Author: yao | Hits:

[VHDL-FPGA-Verilog] dds

Description: dds波形发生器三角波正弦波-dds gener
Platform: | Size: 3832832 | Author: zhou | Hits:

[SCM] 51-DDS

Description: 基于51单片机 DDS 的信号发生器设计（有源代码）-51 MCU-based design of DDS signal generator (source code)
Platform: | Size: 8415232 | Author: hezhigang | Hits:

[VHDL-FPGA-Verilog] DDS

Description: 毕业设计，基于FPGA的DDS设计与实现模块-FPGA DDS
Platform: | Size: 2440192 | Author: 钟志强 | Hits:

« 1 2 3 4 5 6 7 89 10 11 12 13 ... 50 »

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[VHDL-FPGA-Verilog] DDS

[VHDL-FPGA-Verilog] dds

[VHDL-FPGA-Verilog] FPGA(DDS)

[Other Embeded program] DDS

[Embeded-SCM Develop] DDS

[VHDL-FPGA-Verilog] DDS-SIN

[VHDL-FPGA-Verilog] DDS

[VHDL-FPGA-Verilog] dds

[VHDL-FPGA-Verilog] dds-design

[matlab] DDS

[matlab] dds

[VHDL-FPGA-Verilog] dds

[SCM] DDS

[VHDL-FPGA-Verilog] FPGA-VHDL-DDS

[Driver Develop] stc-dds

[VHDL-FPGA-Verilog] DDS

[SCM] DDS-and-FFT

[VHDL-FPGA-Verilog] dds

[SCM] 51-DDS

[VHDL-FPGA-Verilog] DDS

CodeBus www.codebus.net