Search - multiplier

Search - multiplier - List

[assembly language] 9by91 DL : 0: 选择性九九乘法表,用汇编编写的程序。功能：先输入要显示的最大乘数-Jiujiuchengfabiao selective with the preparation of the compilation process. Function : first to show that the importation of the largest multiplier
Date : 2008-10-13 Size : 815byte User : singleblue
[assembly language] fisher_identify DL : 0: 学进一步了解分类器的设计概念，能够根据自己的设计对线性分类器有更深刻地认识，理解Fisher准则方法确定最佳线性分界面方法的原理，以及Lagrande乘子求解的原理。-school with a better understanding of classification of the design concept, According to the design of linear classification for a more profound understanding, Fisher understood the criteria to determine the best method of linear interface of the theory, Lagrande and multiplier for the principle.
Date : 2008-10-13 Size : 2.3kb User : fengzheng
[assembly language] Low_power_Modified_Booth_Multiplier DL : 0: 主題 : Low power Modified Booth Multiplier 介紹 : 為了節省乘法器面積、加快速度等等，許多文獻根據乘法器中架構提出改進的方式，而其中在1951年，A. D. Booth教授提出了一種名為radix-2 Booth演算法，演算法原理是在LSB前一個位元補上“0”，再由LSB至MSB以每兩個位元為一個Group，而下一個Group的LSB會與上一個Group的MSB重疊(overlap)，Group中的位元。 Booth編碼表進行編碼(Booth Encoding)後再產生部分乘積進而得到最後的結果。 Radix-2 Booth演算法在1961年由O. L. Macsorley教授改良後，提出了radix-4 Booth演算法(modified Booth algorithm)，此演算法的差異為Group所涵括的位元由原先的2個位元變為3個位元。
Date : 2008-10-13 Size : 13.79kb User : stanly
[assembly language] 9by91 DL : 0: 选择性九九乘法表,用汇编编写的程序。功能：先输入要显示的最大乘数-Jiujiuchengfabiao selective with the preparation of the compilation process. Function : first to show that the importation of the largest multiplier
Date : 2025-12-17 Size : 1kb User :
[assembly language] fisher_identify DL : 0: 学进一步了解分类器的设计概念，能够根据自己的设计对线性分类器有更深刻地认识，理解Fisher准则方法确定最佳线性分界面方法的原理，以及Lagrande乘子求解的原理。-school with a better understanding of classification of the design concept, According to the design of linear classification for a more profound understanding, Fisher understood the criteria to determine the best method of linear interface of the theory, Lagrande and multiplier for the principle.
Date : 2025-12-17 Size : 2kb User : fengzheng
[assembly language] Low_power_Modified_Booth_Multiplier DL : 0: 主題 : Low power Modified Booth Multiplier 介紹 : 為了節省乘法器面積、加快速度等等，許多文獻根據乘法器中架構提出改進的方式，而其中在1951年，A. D. Booth教授提出了一種名為radix-2 Booth演算法，演算法原理是在LSB前一個位元補上“0”，再由LSB至MSB以每兩個位元為一個Group，而下一個Group的LSB會與上一個Group的MSB重疊(overlap)，Group中的位元。 Booth編碼表進行編碼(Booth Encoding)後再產生部分乘積進而得到最後的結果。 Radix-2 Booth演算法在1961年由O. L. Macsorley教授改良後，提出了radix-4 Booth演算法(modified Booth algorithm)，此演算法的差異為Group所涵括的位元由原先的2個位元變為3個位元。-Theme: Low power Modified Booth Multiplier Introduction: In order to save multiplier size, speed and so on, many papers multiplier in accordance with the framework to improve the way in which in 1951, AD Booth, a professor known as radix-2 Booth algorithm, algorithm theory is a bit LSB before the meeting on
Date : 2025-12-17 Size : 14kb User : stanly
[assembly language] SPWM_ASM DL : 0: 本例载波频率为20KHz，或载波周期为50μs。DSP晶振10MHz，内部4倍频，时钟频率为40MHz，计数周期为25ns。假设调制波频率由外部输入（1～50Hz），并转换成合适的格式（本例为Q4格式）。调制系数M为0～0.9。死区时间1.6μs。最小删除脉宽3μs。主程序的工作是根据输入的调制波频率计算N、2N和M值。 -Example for the carrier frequency 20KHz, or carrier period is 50μs. DSP crystal 10MHz, internal 4 multiplier, the clock frequency of 40MHz, counting cycle 25ns. Assuming wave frequency modulation by external input (1 ~ 50Hz), and converted into an appropriate format (in this case for Q4 format). Modulation coefficient M is 0 ~ 0.9. Dead time 1.6μs. Delete the smallest pulse width 3μs. The work of the main program is based on input frequency modulation wave calculation of N, 2N and M values.
Date : 2025-12-17 Size : 15kb User : liuhx
[assembly language] THREEBITMUL DL : 0: 实现多字节的十六制数的相乘，入口为被乘数高字节地址，乘数高字节地址，字节数，出口为积最高字节地址-The realization of multi-byte number of the system multiplied by 16, the entrance of the high-byte address for the multiplicand, the multiplier high byte address, byte count, exports the highest byte address for the plot
Date : 2025-12-17 Size : 1kb User : 千寻
[assembly language] mutiply_with_asm DL : 0: 实现BCD码的乘法，要求被乘数和乘数以压缩BCD形式分别存放在内存单元DS:1000H和DS:1001H。乘积存放在另外两个内存单元DS:1002H和DS:1003H（低位在前，高位在后）-To achieve multiplication of BCD code, required to compress BCD multiplicand and multiplier are stored in the memory unit form DS: 1000H and DS: 1001H. Product stored in the other two memory modules DS: 1002H and DS: 1003H (low front, high in the post)
Date : 2025-12-17 Size : 56kb User : yangxiao
[assembly language] liangshuxiangcheng DL : 0: 实现十进制数的乘法，被乘数和乘数均以ASCH码形式存放在内存中，乘积在屏幕上显示出来。 -Implement decimal multiplication, the multiplicand and the multiplier are stored in memory ASCH code form, the product is displayed on the screen.
Date : 2025-12-17 Size : 1kb User : luoyuhan
[assembly language] siweichengfa DL : 0: 这个程序是乘法器，可以进行四位的乘法运算含有纠错功能。汇编语言-This program is a multiplier, multiplication can contain four error correction. Assembly language
Date : 2025-12-17 Size : 2kb User : 肖林
[assembly language] two DL : 0: 实验内容：实现十进制数的乘法。要求被乘数和乘数均以ASCII码形式各自顺序存放在内存中，乘积在屏幕上显示出来。 -Experiment content: realize the multiplication of the decimal number. Requirements and multiplier are in with the multiplicand being ASCII form their order in memory, the product on the screen.
Date : 2025-12-17 Size : 1kb User : 蔡少
[assembly language] Multiplied-by-large-Numbers DL : 0: 汇编大数相乘 include irvine32.inc value3=value1*value2 .data str1 byte "请输入16进制的32位整数(乘数)（8个）：",0 str2 byte "请输入16进制的32位整数(被乘数)（8个）：",0 str3 byte "相乘结果为：",0 value1 dword ? 乘数 value2 dword ? 被乘数 value3 dword 2 dup(0) 结果 m dword 0 用m的值表示两数相乘的情况：0：正*正 1：正*负或负*正 2：负*负-Compilation multiply large numbers the the include irvine32.inc value3 = value1* value2 called data str1 byte " Please enter 16 hex 32-bit integers (multiplier) (8):" , 0 str2 byte hexadecimal 32-bit integers (multiplicand) (8): " , 0 str3 byte multiplying the result:" , 0 value1 dword? multiplier value2 dword? dup Multiplicand value3 dword 2 (0) result m dword 0 expressed multiplying two numbers: 0: n* n-1: positive* negative or negative value of m* n 2: Negative* Negative
Date : 2025-12-17 Size : 1kb User : 念迹
[assembly language] eight-bit-multiplier DL : 0: an assembly program to do eight bit multiplication and store the value
Date : 2025-12-17 Size : 1kb User : AAuronn
[assembly language] yuesuyouhua DL : 0: 用Rosen梯度投影法求解约束多维函数的极值用外点罚函数法求解线性等式约束多维函数的极值用外点罚函数法求解一般等式约束多维函数的极值用内点罚函数法求解约束多维函数的极值用混合罚函数法求解约束多维函数的极值用混合罚函数加速法求解约束多维函数的极值用乘子法求解约束多维函数的极值用坐标轮换法求解约束多维函数的极值用复合形法求解约束多维函数的极值 -Rosen gradient projection method for solving constrained multi-dimensional functions the extremal with outside point penalty function method for solving linear equality constraints multidimensional function the extremal with outside point penalty function method for solving the general extremum with of equality constraints multidimensional function within point penalty function method for solving constrained multidimensional function extremum with mixed penalty function method for solving constrained multidimensional function extremum with mixed penalty function acceleration method for solving constrained multidimensional function extremum multiplier method for solving constrained multidimensional function extremum with coordinate alternation method for solving constrained the multidimensional function extremum complex method for solving constrained multidimensional function extremum
Date : 2025-12-17 Size : 4kb User : wangchun
[assembly language] Verilog-Codes DL : 0: Bit serial Multiplier
Date : 2025-12-17 Size : 2kb User : Rids
[assembly language] parallelmultiplier DL : 0: 高速并行乘法器请认真书写上传资料的详细功能、包含内容说明(至少要20个字)。尽量不要让站长把时间都花费在为您修正说明上。压缩包解压时不能有密码。-parallel multiplier .a parallel multiplier.a parallel multiplier.a parallel multiplier a a a a parallel multiplier a parallel multiplier a parallel multiplier a parallel multiplier
Date : 2025-12-17 Size : 156kb User : 吴建豪