CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - multiplier
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - multiplier - List
[
MPI
]
shixuchengfa
DL : 0
时序乘法器,8位x8位,vhdl语言.仿真验证过了.多多交流!-sequential multiplier, eight x8 spaces vhdl language. Simulation before. Interact more!
Date
: 2025-12-17
Size
: 2kb
User
:
天禄
[
MPI
]
Multiplier
DL : 0
用VHDL语言仿真乘法器设计。能够实现一般乘法运算。-Multiplier using VHDL language design simulation. Multiplication can be achieved in general.
Date
: 2025-12-17
Size
: 83kb
User
:
吴伟
[
MPI
]
multi16
DL : 0
有符号16位乘法器。经典booth编码。拓扑结构为wallance树。加法器类型是进位选择加法器。-Number system: 2 s complement Multiplicand length: 16 Multiplier length: 16 Partial product generation: PPG with Radix-4 modified Booth recoding Partial product accumulation: Wallace tree Final stage addition: Carry select adder
Date
: 2025-12-17
Size
: 48kb
User
:
周晓生
[
MPI
]
fft
DL : 0
五阶FFT滤波器设计,verolog实现,只采用乘法器,分时实现。-Fifth-order FFT filter design, verolog, using only the multiplier timeshare achieve.
Date
: 2025-12-17
Size
: 2kb
User
:
丘处机
[
MPI
]
16bit-booth-multiplier
DL : 0
16bit booth multiplier
Date
: 2025-12-17
Size
: 1kb
User
:
francis
[
MPI
]
32bit_multiply
DL : 0
包含32为乘法器的设计,用verilog语言实现,包括booth编码的实现,booth乘法器的实现,3_2压缩器的实现,4_2压缩器的实现,华伦斯树的实现,以及两个testbench文件用于测试。-Contains 32 multiplier design, verilog language, including booth encoding implementations, booth multiplier implementations, 3_2 compressor implementation 4_2 compressor to achieve and realize China Clarence tree, and two testbench file with the to the test.
Date
: 2025-12-17
Size
: 4kb
User
:
DX
[
MPI
]
eetop.cn_Booth_mutipler_v2
DL : 0
新型32位booth乘法器的实现,使用verilog的一种新型乘法器改进实现-The new 32 booth multiplier implementations
Date
: 2025-12-17
Size
: 676kb
User
:
DX
[
MPI
]
different_multiplier
DL : 0
比较了不同设计方法下的乘法器性能,给出了计算公式-Compare the performance of different design methods multiplier under the given formulas
Date
: 2025-12-17
Size
: 107kb
User
:
DX
[
MPI
]
booth
DL : 0
简易明了的booth算法乘法器,实现4x4的快速乘法计算;-Simple and straightforward booth multiplier algorithm to achieve the 4x4 multiplication
Date
: 2025-12-17
Size
: 3kb
User
:
kang
[
MPI
]
最优化实验乘子法
DL : 0
最优化方法之乘子法,基本的拉格朗日乘子法就是求函数f(x1,x2,...)在约束条件g(x1,x2,...)=0下的极值的方法。 其主要思想是将约束条件函数与原函数联立,从而求出使原函数取得极值的各个变量的解。(The multiplier method of optimization method, the basic Lagrange multiplier method is to find the extreme value of function f (x1, X2,...) under the constraint condition g (x1, X2,...) =0. The main idea is to combine the constraint condition function with the original function, so as to find out the solution of the variables that make the original function get the extreme value.)
Date
: 2025-12-17
Size
: 3kb
User
:
jowing
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.