VHDL-FPGA-Verilog List Page 243

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .38 .39 .40 .41 .42 243.44 .45 .46 .47 .48 ... 4310 »

Palnitkar_Verilog_1996 Downloaded：0: Samir Palnitkar-Verilog Digital Design Synthesis-SunSoft Press (1996)
Date : 2025-05-25 Size : 8.62mb User : MAA
05448528 Downloaded：0: s a clean renewable energy, wind energy draws more and more attention around the world. In case of high wind speed or low speed but substantial installed wind power capacity, wind turbine generators (WTGs) will take the
Date : 2025-05-25 Size : 294kb User : phdscolar11
IIC读写EEPROM发送到PC串口 Downloaded：0: The program can realize that FPGA read the data from EEPROM by IIC and then send it to PC by UART,and that PC send the data to FPGA by UART and then write the data to EEPROM by IIC
Date : 2025-05-25 Size : 241kb User : lml_234
vga Downloaded：0: Fpga control VGA display on the display
Date : 2025-05-25 Size : 11kb User : 文心星辰
uartverilog Downloaded：0: FPGA using serial port, FIFO serial transceiver data
Date : 2025-05-25 Size : 192kb User : mzl127
8_1 Downloaded：0: A eight bit shift register / 01011010 sequence detector with set, reset, left shift, and right shift function. Shift register circuit port is: Asynchronous Clear input port rst, input clock CLK, set the number to determi
Date : 2025-05-25 Size : 92kb User : 白学
7_1 Downloaded：0: Frequency divider circuit port is: Asynchronous Clear input port rst, input clock clk_in, output clock clk_out. And use two or more methods to achieve.
Date : 2025-05-25 Size : 265kb User : 白学
MUSIC Downloaded：0: The main system of musical performance circuit consists of 4 modules: FDIV, CODE_DATA, F_CODE and DRIVER. Wherein, the module U1 (FDIV) is a frequency division function to divide the input 6MHz clock signal into 1MHZ and
Date : 2025-05-25 Size : 388kb User : AaronAlert
ADS7946 Downloaded：2: The driver module about the ADC7946
Date : 2025-05-25 Size : 1kb User : 飞翔田鸡
Comparator Downloaded：0: VHDL Bit Comparator
Date : 2025-05-25 Size : 527kb User : sidpokhrel
decimal_counter Downloaded：0: Decimal counter in VHDL
Date : 2025-05-25 Size : 191kb User : sidpokhrel
digit_hex_4 Downloaded：0: 4 Digit HEX Counter,VHDL, Spartan 3E, Nexys 2
Date : 2025-05-25 Size : 182kb User : sidpokhrel

« 1 2 ... .38 .39 .40 .41 .42 243.44 .45 .46 .47 .48 ... 4310 »

Search in result