Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - testbench

Search list

[VHDL-FPGA-Verilog] Testbench(Verilog)

Description: verilog验证平台的使用 很不错 很详细 想具体-verilog verification platform is more like using a very good specific
Platform: | Size: 350208 | Author: guoguo | Hits:

[VHDL-FPGA-Verilog] Spartan3E-LCD

Description: 一个基于Spartan3E板子的LCD接受的代码附带testbench-A board of LCD-based Spartan3E accepted code with testbench
Platform: | Size: 22528 | Author: 小于 | Hits:

[VHDL-FPGA-Verilog] verilog_testbench_genetator

Description: 这是一个perl程序 只需要在cmd中运行，参数为你的Verilog名字 功能是:半自动生成Verilog的testbench，提高编码效率-#-----READ ME of verilog_tb_generate.pl----------------------| # | #-----copyright(C) Xzmeng 2010-------------------------------| # | #Date:2010-12-18 21:55:48------------------------------------| # | #Run the pl followed with the verlog file name,such as aaa.v | #Put the original verilog file(.v) in the current directory. | #------------------------------------------------------------| # | #And you need to gurrantee that there is only one "input" or | #"output" per line. | # | #------------------------------------------------------------|
Platform: | Size: 2048 | Author: zishan | Hits:

[VHDL-FPGA-Verilog] TestBench

Description: TestBench for stop_watch in VHDL
Platform: | Size: 4096 | Author: mmm | Hits:

[VHDL-FPGA-Verilog] Altera_DDR_controller_core

Description: Altera DDR SDRAM控制器完整Verilog代码包，包括Verilog源代码，Doc说明文档，仿真DDR芯片模型，仿真testbench等-Altera DDR SDRAM Controller. Verilog source codes, description documents, DDR verilog model and simulation testbench are all included.
Platform: | Size: 752640 | Author: 沈志 | Hits:

[VHDL-FPGA-Verilog] TestBench_Primer

Description: 是学习数字电路设计verilog语言，及Writing testbench的首先好书。-Writing testbench
Platform: | Size: 58368 | Author: xy | Hits:

[VHDL-FPGA-Verilog] FifoAndTestbench

Description: 这是一个verilog编写的同步fifo和testbench的设计-It is a synchronous fifo and testbench design with verilog
Platform: | Size: 2048 | Author: 王强 | Hits:

[VHDL-FPGA-Verilog] DualPortRam

Description: VHDL Dpram including clock divider, D4to7, Scan4Digit and of course TOP level as well as testbench info
Platform: | Size: 568320 | Author: Brian | Hits:

[VHDL-FPGA-Verilog] FIR_CODE

Description: 4-taps FIR VHDL code with testbench
Platform: | Size: 186368 | Author: veerender | Hits:

[VHDL-FPGA-Verilog] fifo_tb

Description: verilog implementation of 16X4 fifo with testbench
Platform: | Size: 1024 | Author: prateek | Hits:

[VHDL-FPGA-Verilog] get-start-with-modulesim

Description: 内含基于altera公司的FPGA芯片用modulesim仿真步骤，和详细实例，教会怎么使用modulesim仿真和编写testbench程序。-Altera FPGA-based embedded chip company with modulesim simulation steps, and detailed examples, how to use the church modulesim testbench simulation and preparation procedures.
Platform: | Size: 37552128 | Author: guowei | Hits:

[VHDL-FPGA-Verilog] testbench

Description: 一个简单的testbench示例，显示基本用法-testbench examples
Platform: | Size: 3072 | Author: peter | Hits:

[VHDL-FPGA-Verilog] high-efficiency-testbench

Description: 用VHDL编写高效率testbench 中文-Efficient testbench written in VHDL Chinese
Platform: | Size: 324608 | Author: Tom | Hits:

[Program doc] SystemVerilog-Testbench-Constructs

Description: 用SystemVerilog编写testbench-SystemVerilog Testbench Constructs
Platform: | Size: 687104 | Author: wang | Hits:

[VHDL-FPGA-Verilog] A-Verilog-HDL-Test-Bench-Primer

Description: verilog testbench 编写入门，轻松教会编写测试代码-shell interpreter tutorial information, content, round and rich, from the basics
Platform: | Size: 57344 | Author: 赵玉祥 | Hits:

[VHDL-FPGA-Verilog] Verilog-testbench

Description: 北大数字集成电路课件--15_Verilog-testbench的写法.ppt-Verilog-testbench .ppt
Platform: | Size: 73728 | Author: yinxiupu | Hits:

[VHDL-FPGA-Verilog] how-to-write-testbench

Description: 怎样写testbench ， 仿真， modelsim， system verilog or verilog， 代码风格，行为级代码-how write testbench，do simulation, modelsim, system verilog or verilog , behaveral level code
Platform: | Size: 4096 | Author: james | Hits:

[VHDL-FPGA-Verilog] verilog-testbench-preliminary

Description: 本文简单介绍了逻辑验证的入门知识—如何编写TESTBENCH进行逻辑测试-This paper briefly introduces the logic verification started- how to write TESTBENCH logic test
Platform: | Size: 61440 | Author: zx | Hits:

[VHDL-FPGA-Verilog] testbench

Description: 英文文章：testbench入门文档（xilinx的）,ise开发软件-introduce of testbench
Platform: | Size: 197632 | Author: yanyuwei | Hits:

[VHDL-FPGA-Verilog] how-to-write-testbench

Description: 如何写好testbench,针对verilog语言-how to write testbench，aimed to verilog
Platform: | Size: 251904 | Author: 郭良谦 | Hits:
« 1 2 3 4 5 6 7 89 10 11 12 13 ... 45 »

CodeBus www.codebus.net