Title:
verilog_testbench_genetator
Download
Description: #-----READ ME of verilog_tb_generate.pl----------------------|
# |
#-----copyright(C) Xzmeng 2010-------------------------------|
# |
#Date:2010-12-18 21:55:48------------------------------------|
# |
#Run the pl followed with the verlog file name,such as aaa.v |
#Put the original verilog file(.v) in the current directory. |
#------------------------------------------------------------|
# |
#And you need to gurrantee that there is only one "input" or |
#"output" per line. |
# |
#------------------------------------------------------------|
File list (Check if you may need any files):
readme for verilog_tb_generate.pl.txt
verilog_tb_generate.pl
