Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - testbench

Search list

[VHDL-FPGA-Verilog] verilog-testbench--technique

Description: verilog testbench的写法和技巧，适合初学者-Verilog testbench of writing and techniques for beginners
Platform: | Size: 37888 | Author: ni husheng | Hits:

[VHDL-FPGA-Verilog] testbench-from-perl

Description: 直接生成testbench的perl脚本-The software can produce test bench directly by perl
Platform: | Size: 3072 | Author: 贺铮 | Hits:

[VHDL-FPGA-Verilog] testbench

Description: VHDL和verilog的TESTBENCH 编写方法。非常好的资料。英文的,但很简单。-Written in VHDL-TESTBENCH. Very good information. In English, but very simple.
Platform: | Size: 497664 | Author: 赵峰 | Hits:

[VHDL-FPGA-Verilog] VHDL--TESTBENCH

Description: VHDL描述的TESTBENCH写法 ,对新人有帮助。-The use of VHDL to write TESTBENCH files.useful for new people
Platform: | Size: 9600000 | Author: 姜珊 | Hits:

[VHDL-FPGA-Verilog] testbench(xilinx)

Description: Testbench 不仅要产生激励也就是输入，还要验证响应也就是输出。当然也可以只产生 激励，然后通过波形窗口通过人工的方法去验证波形，这种方法只能适用于小规模的设计-The Testbench not only to generate incentives to input, verify that the response is output. Of course, can only produce Incentive, and then the waveform by the waveform window by artificial means to verify, this method is only applicable to small-scale design
Platform: | Size: 90112 | Author: 宏红 | Hits:

[VHDL-FPGA-Verilog] verilog-testbench-preliminary

Description: 硬件描述语言verilog的testbench的写作方法-the writing method of the testbench of verilog
Platform: | Size: 60416 | Author: 马腾宇 | Hits:

[ARM-PowerPC-ColdFire-MIPS] how-to-make-a-testbench

Description: 怎样写一个testbench 讲述了怎样在ise或者modelsim里面怎样写仿真测试-How to write a testbench about how how to write a simulation test in ise modelsim inside
Platform: | Size: 368640 | Author: nx74110 | Hits:

[VHDL-FPGA-Verilog] Multiplier-code-with-testbench

Description: VHDL code for synthesizable Multiplier with testbench
Platform: | Size: 1024 | Author: Tamoghna Purkaystha | Hits:

[Other] Verilog-Testbench-desin

Description: Verilog Testbench设计技巧和策略，详细介绍了testbench的结构，并且给出了结构化testbench的设计实例-verilog testbench design
Platform: | Size: 132096 | Author: 刘云 | Hits:

[VHDL-FPGA-Verilog] TESTBENCH

Description: TESTBENCH的使用教程，对初学者来说，编写测试文件是比较重要的。-TESTBENCH use of tutorials for beginners, preparation of test documents are more important.
Platform: | Size: 11588608 | Author: 谭松清 | Hits:

[Other] shift-register-and-testbench

Description: Shift register and testbench in verilog
Platform: | Size: 1024 | Author: pravat | Hits:

[VHDL-FPGA-Verilog] Verilog-testbench-and-memory-I2C

Description: verilog编写的测试平台，内含具体project和储存模块的编写-Verilog testbench for digital design Memory I2C module Assignment
Platform: | Size: 484352 | Author: ligang | Hits:

[Software Engineering] testbench

Description: FPGA的testbench-testbench of FPGA
Platform: | Size: 90112 | Author: Imbs | Hits:

[assembly language] Testbench--Study

Description: testbench顾名思义就是一个测试台，它对外没有接口，所以实体部分为空，但它要对要测试的器件提供激励信号，这其实就是最简单的testbench，本文介绍了Testbench的书写-testbench name suggests is a test bed, it is no interface to the external, physical part of it is empty, but it should provide a stimulus to the device under test, which is actually the most simple testbench, writing paper introduces the Testbench
Platform: | Size: 4096 | Author: 肚肚 | Hits:

[VHDL-FPGA-Verilog] testbench

Description: testbench for Carry look ahead adder
Platform: | Size: 1024 | Author: amirul | Hits:

[Other] VHDL-TESTBENCH

Description: VHDL TESTBENCH书写规范，对学习FPGA的同学很有帮助，掌握仿真语言书写规范。-VHDL TESTBENCH description of the norms, the students learn FPGA helpful, master the language of simulation techniques
Platform: | Size: 9597952 | Author: 马鸿熙 | Hits:

[VHDL-FPGA-Verilog] Vhdl-code-a-testbench

Description: 基于VHDL编写的LED灯程序及testbench-LED code & testbench for VHDL
Platform: | Size: 3072 | Author: 窦莱 | Hits:

[VHDL-FPGA-Verilog] FIFO_RAM

Description: 同步FIFO_RAM的设计及其testbench(8 bit SYN FIFO module fifo_v(clk,rst,wen,ren,full,empty,data,q);)
Platform: | Size: 3072 | Author: 炜仔mjw | Hits:

[VHDL-FPGA-Verilog] i2c_master

Description: verilog i2c master rtl+testbench 转自特权同学(verilog i2c master rtl+testbench)
Platform: | Size: 3072 | Author: Teray | Hits:

[VHDL-FPGA-Verilog] i2c_slave

Description: Verilog i2c slave rtl + testbench 仿真ok(Verilog i2c slave rtl + testbench)
Platform: | Size: 8192 | Author: Teray | Hits:
« 1 2 ... 4 5 6 7 8 910 11 12 13 14 ... 45 »

CodeBus www.codebus.net