Description: testbench name suggests is a test bed, it is no interface to the external, physical part of it is empty, but it should provide a stimulus to the device under test, which is actually the most simple testbench, writing paper introduces the Testbench
To Search:
File list (Check if you may need any files):
基于VHDL语言的testbench书写.doc
Download