Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - opencore

Search list

[Other resource] sARM7TM

Description: ARM7TM core源码，此码来自于opencore组织，此组织免费提供一些IP core，都是一些老外写的。-ARM7TM core source, the code from opencore organizations, this organization provided free IP core, are written by foreigners.
Platform: | Size: 70426 | Author: 崔崔 | Hits:

[USB develop] USB2_chip

Description: USB2.0 chip的一部分verilog源码。opencore上下的，还比较好用:)-USB2.0 chip part of Verilog source. Opencore ish, but also better quality :)
Platform: | Size: 36519 | Author: 戴鹏 | Hits:

[Other resource] wb_conbus.tar

Description: wishbone 源代码，opencore-wishbone source code, opencore
Platform: | Size: 14905 | Author: 姚卫忠 | Hits:

[Other resource] mdct.tar

Description: 这是06年4月刚刚完成的程序，从opencore.org下载而来。用vhdl语言描写，以及matlab仿真，testbench，以及在xinlinx上的综合。 The MDCT core is two dimensional discrete cosine transform implementation designed for use in compression systems like JPEG. Architecture is based on parallel distributed arithmetic with butterfly computation. -This is April 06 had just completed the process, from opencore.org downloaded from. Vhdl description language used, and Matlab simulation, testbench, and the Comprehensive xinlinx. The MDCT core is two dimensional discrete cosin e transform implementation designed for use in JPEG compression systems like. Architecture i 's based on parallel distributed arithmetic wit h butterfly computation.
Platform: | Size: 1767014 | Author: 陈朋 | Hits:

[Embeded-SCM Develop] I2C.RAR

Description: Opencore提供的I2C代码，非常不错
Platform: | Size: 4671688 | Author: harrybird | Hits:

[Other resource] jtag

Description: verilog 实现的 jtag TAP ， 转自 opencore.com， 已通过验证
Platform: | Size: 636270 | Author: hegs | Hits:

[Other resource] BiDirectionalCell

Description: verilog 实现的 jtag TAP ， 转自 opencore.com， 已通过验证
Platform: | Size: 1027 | Author: hegs | Hits:

[Other resource] ControlCell

Description: verilog 实现的 jtag TAP ， 转自 opencore.com， 已通过验证
Platform: | Size: 1338 | Author: hegs | Hits:

[Other resource] InputCell

Description: verilog 实现的 jtag TAP ， 转自 opencore.com， 已通过验证
Platform: | Size: 1192 | Author: hegs | Hits:

[Other resource] OutputCell

Description: verilog 实现的 jtag TAP ， 转自 opencore.com， 已通过验证
Platform: | Size: 1416 | Author: hegs | Hits:

[Com Port] uart16550

Description: uart source code from opencore
Platform: | Size: 202890 | Author: liuKe | Hits:

[VC/MFC] enc

Description: android opencore框架下的视频编码源码实现。-android opencore source code under the framework of realization of video encoding.
Platform: | Size: 128000 | Author: 廖文军 | Hits:

[VHDL-FPGA-Verilog] eth_ocm_80_3

Description: MAC ethernet ip opencore
Platform: | Size: 210944 | Author: Denis | Hits:

[VHDL-FPGA-Verilog] I2C_code

Description: 与IP核配套的I2C-Master Core，包含了目前主流FPGA芯片的I2C实现，代码包括Altera/Xilinx/OpenCore等公司的VHDL/Verilog/C等。-I2C-Master Core
Platform: | Size: 3256320 | Author: summerooooo | Hits:

[Embeded-SCM Develop] opencore_fft.tar

Description: the fft project from opencore. they are rtl code.
Platform: | Size: 2296832 | Author: sivuku | Hits:

[Software Engineering] OpenCore

Description: OpenCores的所有开发文档集合，包括网页版本-OpenCores collection of documents of all development, including web version
Platform: | Size: 9989120 | Author: zhaixishan | Hits:

[USB develop] usb11_phy_translation_latest.tar

Description: USB1.1 物理层实现 VHDL，opencore上也是可以下载的，是1.1的版本，比较简单，但是很实用，对于入门usb还是有帮助的-usb11_phy_translation_latest version
Platform: | Size: 7168 | Author: 姚 | Hits:

[JSP] OpenCore

Description: android多媒体框架opencore，值得一看哦-android multimedia framework opencore, worth oh
Platform: | Size: 448512 | Author: 魏晓天 | Hits:

[VHDL-FPGA-Verilog] sata_opencore_rtl

Description: SATA控制器代码，来自opencore(code for SATA controller, from opencore)
Platform: | Size: 39936 | Author: flyup1028 | Hits:

[Other] i2cslave_latest.tar

Description: opencore上的i2cslave ，也有相关master资料用于仿真(i2c slave download from opencore)
Platform: | Size: 1295360 | Author: VIC痕 | Hits:
« 1 23 4 5 6 »

CodeBus www.codebus.net