USB2_chip USB2.0 chip part of Verilog source. Open - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Communication-Mobile

Title: USB2_chip

Category:
USB develop
Tags:
[VHDL] [源码]
File Size:
35.66kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
daiowen

Description: USB2.0 chip part of Verilog source. Opencore ish, but also better quality :)

Downloaders recently: [More information of uploader daiowen]

To Search: opencore usb verilog usb ip core usb core USB2.0 verilog USB2.0 usb2.0 in verilog

[USB1.1IP-CORE-VHDL] - Sample program for USB1.1 IP core design
[ethernet_verilog] - This is a very good preparation Verilog
[fat16_SouceCode ] - the source code for fat16, including fat
[USB2.0IPCore] - USB20 IP CORE, can be directly used in S
[USB_HOST] - Outstanding Master s Thesis, embedded US
[USB2.0IP_core_Verilog] - complete with verilog language developme
[Kalman_matlab00000] - user interface with Matlab Kalman filter
[OpenCORE_brochure] - OpenCORE provides essential mediafeature
[usb20] - Common interface usb2.0 development of t

File list (Check if you may need any files):

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.