Location:
Search - ddr2
Search list
Description: ddr2 controller功能控制,里面有四个模块
Platform: |
Size: 1688545 |
Author: li ji wei |
Hits:
Description: altera ddr2 user guid
Platform: |
Size: 1768359 |
Author: mcu031@163.com |
Hits:
Description: FPGA DDR2设计资料
Platform: |
Size: 369014 |
Author: liangq229 |
Hits:
Description: 名鼎鼎的Synopsys公司出的8051IP Core VHDL语言编写，能被keilC51支持-renowned name of the company Synopsys 8051IP Core VHDL language, support can be keilC51
Platform: |
Size: 207872 |
Author: 上面的 |
Hits:
Description: fpga显示控制器，利用vhdl语言实现，只能显示8色。-fpga display controller, using vhdl language, the only shows that eight colors.
Platform: |
Size: 1024 |
Author: lyc |
Hits:
Description: jeted 组织的ＤＤＲ２ ＲＡＭ 文档，希望对你有所帮助-jeted organizations document DDR2 RAM, and they hope to help you
Platform: |
Size: 2774016 |
Author: feng |
Hits:
Description: 普通内存升值！零成本打SLI-Ready高档内存-Appreciation of the ordinary memory! Zero cost to fight high-end SLI-Ready memory
Platform: |
Size: 662528 |
Author: zane |
Hits:
Description: 华为内部资料，关于FPGA设计的详细过程介绍，很不错的。本文档从FPGA器件结构出发以速度路径延时大小和面积资源占用率为主题描述在FPGA设计过程中应当注意的问题和可以采用的设计技巧。-Huawei internal information, with regard to detailed FPGA design process of introduction, it is good. This document from the FPGA device structure in order to speed the path delay and area the size of the theme of the occupancy rate of resource description in the FPGA design process should pay attention to the problems and design techniques can be used.
Platform: |
Size: 1705984 |
Author: 高超 |
Hits:
Description: ddr 2 接口读写测试模块
ddr 2 接口读写测试模块 -ddr 2 interface test module ddr 2 read and write interface to read and write test module
Platform: |
Size: 125952 |
Author: 骑士 |
Hits:
Description: 关于lvds的详细介绍和讨论，非常适合初学者使用-LVDS details on the presentations and discussions, is very suitable for beginners to use
Platform: |
Size: 89088 |
Author: 周洲 |
Hits:
Description: 关于DDR SDRAM的详细原理和时序分析,对于开发设计有很大使用价值-DDR SDRAM on detailed principles and timing analysis, design for the development of a great value
Platform: |
Size: 2201600 |
Author: 王平 |
Hits:
Description: vga 控制器的verilog 源码 ，fpga上可实现图片的显示-vga controller Verilog source code, fpga achievable picture display
Platform: |
Size: 1024 |
Author: zys |
Hits:
Description: 该软件实现自动写入01到127(base 0)中(DDR2),根据参数决定是否比对所有的SPD数据(需要
数据文件)
运行环境:
dos
K8M890, SIS671, RS690
数据文件
数据文件编码:
SM212NG08EAF.txt -> M212G08EA.txt
^^^^ ^ ^^^ ^^^^
参数说明：
-h 调用帮助(退出)
-p 写入passcode,并验证一次
-cmp 读取并校验所有的SPD数据,使用屏蔽文件maskSPD.txt屏蔽不需要比对的位
(n或者N表示不比对该位，类似自动机台的屏蔽文件),如果有-p参数，则
使用passcode比对127位.根据读取的SPD的Sharetronic12位编号提取相应的
文件比
启用-cmp,当程序第一次运行时会读出内存的料号[12位协创料号]，并显示请求核对
，如选择‘Y’，则存入SPDChLog.txt,选择 N 则运行失败.此后每次程序运行（带-cmp
参数)程序都会读出SPDChLog.txt中的12位协创料号并比对，如发现不符，则将文件
中的料号与SPD中的料号显示并要求核对， Y 则将SPD中的料号存入文件中（文件中
的将丢失）后继续， N 则运行失败
-The software is automatically written into the 01 to 127 (base 0) Medium (DDR2), in accordance with the parameters to decide whether all of the SPD than the data (required
Data files)
Operating Environment:
Dos
K8M890, SIS671, RS690
Data file
Data file code:
SM212NG08EAF.txt-> M212G08EA.txt
^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^
Parameter Description:
-H call to help (exit)
-P write passcode, and verify that a
-cmp read and check all of the SPD data, the use of shielding documents do not need than to maskSPD.txt shielding bit
(n or N express than the spaces, similar to automatic machine shielding document), if has-p parameters, then
Use passcode than 127. According to the SPD s Sharetronic12 read-bit code corresponding extract
Document than
Opening-cmp, when the program will run for the first time a memory read Part Number [12 HS Chong Part Number], and display the request to check
, Such as the choice of Y , was held SPDChLog.txt, select N is to fail.
Platform: |
Size: 12288 |
Author: 邓魁 |
Hits:
Description: 经本人优化后的计算 MD5 的类 CMD5 类及动态库源程序,单线程在 Core 6320 CPU,DDR2 667内存 时,忽略读取硬盘速度,每秒可计算150MB以上的数据,可直接做为计算MD5的工具,也可将其嵌入其它程序作为程序的一部分进行编译.-After I optimized the calculation of MD5 class CMD5 category and dynamic library source, single-threaded at Core 6320 CPU, DDR2 667 memory, neglected to read the hard disk speed, more than 150MB per second, calculate data, can be directly calculated as the MD5 The instrument can also be embedded in other programs as part of the procedures to compile.
Platform: |
Size: 195584 |
Author: 泽街 |
Hits:
Description: VHDL 基于FPGA 和VGA 接口的应用设计-vhdl
Platform: |
Size: 223232 |
Author: xietianjiao |
Hits:
Description: 配置 品牌型号 数量 单价 选用
*CPU AMD Athlon64 X2 5000+ AM2(65纳米/盒) ￥ 370
*主板 技嘉 GA-MA78GM-S2H(rev.1.0) ￥ 499
*内存 金士顿 1GB DDR2 800 *2 ￥ 130
*硬盘 希捷 250G 7200.10 8M（串口/5年盒） ￥ 305
光驱 台电 女神健康系列18XDVD-ROM 1 ￥ 115
LCD 明基 G900HD ￥ 799
*机箱 华硕 TT-67带电源 1 ￥ 170
合计金额：2388 元
- 配置 品牌型号 数量 单价 选用
*CPU AMD Athlon64 X2 5000+ AM2(65纳米/盒) ￥ 370
*主板 技嘉 GA-MA78GM-S2H(rev.1.0) ￥ 499
*内存 金士顿 1GB DDR2 800*2 ￥ 130
*硬盘 希捷 250G 7200.10 8M（串口/5年盒） ￥ 305
光驱 台电 女神健康系列18XDVD-ROM 1 ￥ 115
LCD 明基 G900HD ￥ 799
*机箱 华硕 TT-67带电源 1 ￥ 170
合计金额：2388 元
Platform: |
Size: 1024 |
Author: hhh |
Hits:
Description: davinci 6446 ubl 源码使用于三星ddr2内存
Platform: |
Size: 147456 |
Author: tigerfeng |
Hits:
Description: 本资料主要是Xilinx对于DDR2的IP核的一个简单应用-This information is Xilinx' s IP for DDR2 a simple application of nuclear
Platform: |
Size: 65536 |
Author: 易 |
Hits:
Description: 关于DDR2 SDRAM 控制器的相关论文资料-ddr2_sdram_controller
Platform: |
Size: 5675008 |
Author: 王颖伟 |
Hits:
«
1
2
3
4
5
6
78
9
10
11
12
...
15
»