I2CSlave achieve the Verilog HDL simulation I2C Sl

Title: I2CSlave

Description: achieve the Verilog HDL simulation I2C Slave

Downloaders recently: [More information of uploader zhongyiliu]

To Search: i2c slave verilog i2c verilog verilog i2c I2C i2c slave verilog slave i2cslave

[Dflip-flopdesign.Rar] - D flip-flop with the main design of the
[verilog_UART] - UART Verilog HDL achieve
[sinmdlmatlab] - sine wave in dspbuilder under VHDL sourc
[I2C_1.1] - Simple I2C controller-- 1) No multimaste
[ADPLL] - verilog ADPLL file with testbench.v
[SimpleSpi] - master spi the source code (verilog), in
[ZLG_CAN_V20_cn] - CAN2.0 version of the Chinese version of
[i2c_slave_con] - can support continuous reading i2cslave
[IIC-EEPROM] - Using Verilog realize the IIC interface
[Hardware_Description_Language_Verilog(Version4).ra] - Chinese name is: Hardware Description La

File list (Check if you may need any files):

Main Category