Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: HDLC Download
 Description: written in verilog HDL HDLC protocol IP core, including communications control and CRC.
 Downloaders recently: [More information of uploader chensongfang1526]
 To Search: hdlc verilog vhdl hdlc Hdlc Verilog hdlc vhdl HDLC veril HD
  • [rece_7E] - HDLC control began to receive data to th
  • [i2c.tar] - this is soft core of I2C in verilog rtl
  • [HDLC_controller] - a verilog code for hdlc controller
  • [hdlc] - HDLC controller base on FPGA
  • [HDLC] - ZTE' s advanced data link control pro
  • [CPLDMSP430] - The four purposes of this example: 1.DDS
  • [hdlc_decode] - The HDLC decoder based on Verilog. Which
  • [X-HDL] - A verilog and VHDL can be exchanged betw
  • [hdlc_latest] - hdlctest responsible for the HDLC encodi
  • [FIR_Filter] - verilog 32-order FIR low-pass filter des
File list (Check if you may need any files): 
HDLC\HDLC.aws
....\library.cfg
....\HDLC\src\TestBench\HDLC_TB_settings.txt
....\....\...\.........\HDLC_TB_runtest.do
....\....\...\.........\HDLC_TB.v
....\....\...\TestBench
....\....\...\Waveform Editor 1.awf
....\....\...\HDLC.V
....\....\...\HDLC.txt.bak
....\....\...\HDLC.txt
....\....\src
....\....\HDLC.adf
....\....\Edfmap.ini
....\....\projlib.cfg
....\....\HDLC.LIB
....\....\1HDLC.mgf
....\....\compile\contents.lib~HDLC
....\....\.......\HDLC.opt
....\....\.......\HDLC.opv
....\....\.......\vcp_cmd.log
....\....\.......\HDLC.erf
....\....\.......\vcp.mod
....\....\.......\vcp.top
....\....\.......\mega.mod
....\....\.......\mega.elb
....\....\.......\HDLC.epr
....\....\.......\mega.dbg
....\....\.......\mega.itf
....\....\.......\mega.bin
....\....\.......\mega.off
....\....\.......\sources.sth
....\....\.......\contents.lib~
....\....\.......\wave1.dat
....\....\compile
....\....\compilation.order
....\....\compile.cfg
....\....\bde.set
....\....\log\console.log
....\....\log
....\....\synthesis.order
....\....\HDLC.wsp
....\....\3HDLC.mgf
....\....\HDLC_0.rep
....\....\HDLC.rlb
....\....\elaboration.log
....\....\HDLC_1.rep
....\....\HDLC_2.rep
....\....\0HDLC.mgf
....\HDLC
....\HDLC.wsw
HDLC

CodeBus www.codebus.net