Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: hdlc Download
 Description: HDLC controller base on FPGA
 Downloaders recently: [More information of uploader sanjin555]
 To Search: HDLC hdlc vhdl vhdl hdlc vhdl
  • [eepromVerilog24c32code] - eepromVerilog24c32code with documents an
  • [hdlc.tar] - HDLC interface, written using VHDL, with
  • [diff_io_top] - LVDS Application of Verilog HDL examples
  • [uart] - This is the UART controller, has been ru
  • [HDLC] - In the area of communications used in a
  • [HDLC_g] - HDLC some relevant documents, HDLC desig
  • [myprojects] - Synchronous digital multiplex design and
  • [hdlc-code] - Hardware description language used to ac
  • [HDLC_VHDL] - Achieved using VHDL and parallel data fr
File list (Check if you may need any files): 
hdlc\CVS\Root
....\...\Repository
....\...\Template
....\...\Entries
....\.ODE\CVS\Root
....\....\...\Repository
....\....\...\Template
....\....\...\Entries
....\....\MEM_PKG.VHD
....\....\SPMEM.VHD
....\....\tools_pkg.vhd
....\....\LIBS\CVS\Root
....\....\....\...\Repository
....\....\....\...\Template
....\....\....\...\Entries
....\....\....\PCK_CRC16_D8.vhd
....\....\....\hdlc_components_pkg.vhd
....\....\RX\CVS\Root
....\....\..\...\Repository
....\....\..\...\Template
....\....\..\...\Entries
....\....\..\.ORE\CVS\Root
....\....\..\....\...\Repository
....\....\..\....\...\Template
....\....\..\....\...\Entries
....\....\..\....\RxChannel.vhd
....\....\..\....\Rxcont.vhd
....\....\..\....\Zero_detect.vhd
....\....\..\....\flag_detect.vhd
....\....\..\SCRIPTS\CVS\Root
....\....\..\.......\...\Repository
....\....\..\.......\...\Template
....\....\..\.......\...\Entries
....\....\..\.......\WAVE.DO
....\....\..\TB\CVS\Root
....\....\..\..\...\Repository
....\....\..\..\...\Template
....\....\..\..\...\Entries
....\....\..\..\Rx_tb.vhd
....\....\TOP\CVS\Root
....\....\...\...\Repository
....\....\...\...\Template
....\....\...\...\Entries
....\....\...\core\CVS\Root
....\....\...\....\...\Repository
....\....\...\....\...\Template
....\....\...\....\...\Entries
....\....\...\....\RxBuff.vhd
....\....\...\....\RxFCS.vhd
....\....\...\....\RxSync.vhd
....\....\...\....\TxBuff.vhd
....\....\...\....\TxFCS.vhd
....\....\...\....\TxSync.vhd
....\....\...\....\WB_IF.vhd
....\....\...\....\hdlc.vhd
....\....\...\scripts\CVS\Root
....\....\...\.......\...\Repository
....\....\...\.......\...\Template
....\....\...\.......\...\Entries
....\....\...\.......\model\CVS\Root
....\....\...\.......\.....\...\Repository
....\....\...\.......\.....\...\Template
....\....\...\.......\.....\...\Entries
....\....\...\.......\.....\build_TxFCS_Buff.do
....\....\...\.......\.....\build_hdlc_top.do
....\....\...\.......\.....\wave.do
....\....\...\.......\nc-sim\CVS\Root
....\....\...\.......\......\...\Repository
....\....\...\.......\......\...\Template
....\....\...\.......\......\...\Entries
....\....\...\.......\......\build_RxFCS_Buff.csh
....\....\...\.......\......\build_TxFCS_Buff.csh
....\....\...\.......\......\build_hdlc_top.csh
....\....\...\.......\......\cds.lib
....\....\...\.......\......\hdl.var
....\....\...\tb\CVS\Root
....\....\...\..\...\Repository
....\....\...\..\...\Template
....\....\...\..\...\Entries
....\....\...\..\RxTop_tb.vhd
....\....\...\..\TxTop_tb.vhd
....\....\...\..\hdlc_tb.vhd
....\....\.X\CVS\Root
....\....\..\...\Repository
....\....\..\...\Template
....\....\..\...\Entries
....\....\..\core\CVS\Root
....\....\..\....\...\Repository
....\....\..\....\...\Template
....\....\..\....\...\Entries
....\....\..\....\TXcont.vhd
....\....\..\....\TxChannel.vhd
....\....\..\....\flag_ins.vhd
....\....\..\....\zero_ins.vhd
....\....\..\scripts\CVS\Root
....\....\..\.......\...\Repository
....\....\..\.......\...\Template
....\....\..\.......\...\Entries
....\....\..\.......\wave.do
....\....\..\tb\CVS\Root

CodeBus www.codebus.net