VHDL-FPGA-Verilog List Page 249

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .44 .45 .46 .47 .48 249.50 .51 .52 .53 .54 ... 4310 »

Nexys4FFTDemo-master Downloaded：0: A simple Verilog example of a 4096pt FFT on analog input from a Nexys 4 XADC. The input is sampled at 1MSPS, oversampled to produce 14-bit samples at 62.5kHz, then sent to the FFT processing modules and passed through to
Date : 2025-08-20 Size : 177kb User : jason912
04_uart_test Downloaded：0: Serial communication program
Date : 2025-08-20 Size : 688kb User : AIHUI
rgy Downloaded：0: Traffic light design
Date : 2025-08-20 Size : 1.62mb User : Danielzl
mc8051_design Downloaded：0: Use VHDL, Realize C8051 IP Core
Date : 2025-08-20 Size : 398kb User : 飞雪漫天
traffic_light Downloaded：0: Design a simple traffic light controller, traffic lights show the use of the experimental box traffic lights module to display. System clock select clock module 1Hz clock, yellow flashing, clock requirements for 1Hz, red
Date : 2025-08-20 Size : 493kb User : qscf
JKI状态机 Downloaded：0: The programming method of state machine is mainly introduced
Date : 2025-08-20 Size : 61kb User : SZTHMZ
卷积交织器解交织器设计 Downloaded：0: Interleaving techniques are usually divided into packet interleaving and convolution interleaving. Packet interleaving process is the first data written by row, and then read out by column; deinterleaving process is the
Date : 2025-08-20 Size : 736kb User : 一个+
costas Downloaded：0: matlab costas m programm
Date : 2025-08-20 Size : 1kb User : zhangqingxi
HanoiTower Downloaded：1: The use of Verilog HDL and VHDL language, the use of FPGA in the VGA display principle and keyboard control principle, the development of Hanoi simple game
Date : 2025-08-20 Size : 5.85mb User : 〝奈我何、
FPGA的学习流程 Downloaded：0: FPGA's learning process, the advanced course of FPGA designers, FPGA design, learning experience, little talk, and so on
Date : 2025-08-20 Size : 340kb User : linlei
新建 Downloaded：0: MCP4725 come ture i2c drive program,Through da conversion function generator in English
Date : 2025-08-20 Size : 69kb User : 狍狍丫
3 8 Downloaded：0: use VHDL realize 3-8decoder
Date : 2025-08-20 Size : 10kb User : 硅谷大帝

« 1 2 ... .44 .45 .46 .47 .48 249.50 .51 .52 .53 .54 ... 4310 »

Search in result