VHDL-FPGA-Verilog List Page 1055

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .50 .51 .52 .53 .54 1055.56 .57 .58 .59 .60 ... 4310 »

nand_model Downloaded：0: Verilog code of Nand Flash. It can be used for nand flash operate simulation.
Date : 2025-08-13 Size : 66kb User : 张无忌
PS2-verification Downloaded：0: It is made a verification of a FPGA board with a keyboard and a VGA
Date : 2025-08-13 Size : 9kb User : anutzu07
UART-finite-state-machine Downloaded：0: UART design based on finite state machine
Date : 2025-08-13 Size : 218kb User : 黎杰
clock Downloaded：0: Design a table can display hours, minutes and seconds of digital electronic clock, the specific requirements are as follows: (a) when the counter with 24 hexadecimal timing circuits, minutes, seconds counter with 60 deci
Date : 2025-08-13 Size : 913kb User : mike
cnt4 Downloaded：0: 4 binary counter, can be flexibly assembled into arbitrary digit binary counter
Date : 2025-08-13 Size : 1kb User : jiasdhaf
NCO Downloaded：0: nco rom
Date : 2025-08-13 Size : 16kb User : 徐华
DE2_NET Downloaded：0: Very good source code files have been verified in fpga development board
Date : 2025-08-13 Size : 573kb User : 汪华新
VGA Downloaded：0: Vga achieve the realization odule VGA (clock, switch, disp_RGB, hsync, vsync) input clock // system input clock 50MHz input [1:0] switch output [2:0] disp_RGB // VGA output hsync data output // VGA horizontal synchroniza
Date : 2025-08-13 Size : 44kb User : 李阳
fftip_1k Downloaded：0: FFT IP core VHDL language called quartus
Date : 2025-08-13 Size : 22.25mb User : 王彩燕
chuankouchuankoutongxin Downloaded：0: FPGA asynchronous serial communication example program, a simple FPGA receiving procedures, serial communication baud rate to 9600, using 16 times the baud rate, and white parity bits
Date : 2025-08-13 Size : 372kb User : 杨杰
Serial_port_modul Downloaded：0: Verilog serial communication program for FPGA control serial data to send, receive, including a serial debugging module and a control module, control module can be arbitrarily set themselves, serial module is fixed, all
Date : 2025-08-13 Size : 63kb User : 展开
SignalTap-II Downloaded：0: FPGA Application Development and Typical examples of code, typical examples 9 SignalTap II functional demo
Date : 2025-08-13 Size : 24.54mb User : 环儿

« 1 2 ... .50 .51 .52 .53 .54 1055.56 .57 .58 .59 .60 ... 4310 »

Search in result