VHDL-FPGA-Verilog List Page 1056

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .51 .52 .53 .54 .55 1056.57 .58 .59 .60 .61 ... 4310 »

AD0809-sampling-RS232 Downloaded：0: This an AD0809 signal acquisition and spectrum analysis circuit design, which includes RS232 interface communication state machine, LPM-RAM data buffering, A/D sampling control state machine, RS232 communication adapter
Date : 2025-08-13 Size : 1.48mb User : 洪建峰
AD0809_MOTO Downloaded：0: This the ADC sampling control state machine design and motor control designs.
Date : 2025-08-13 Size : 38kb User : 洪建峰
div2 Downloaded：0: One kind of flip-flop circuit implementations, the effect can be. Speed 椠猀 relatively fast. After verification guidelines, you can run.
Date : 2025-08-13 Size : 186kb User : 远征
V-6-FPGA-Configure-Guide Downloaded：0: Virtex-6 configuration guide Xilinx company, is the official guide
Date : 2025-08-13 Size : 1.96mb User : fxx
zhongji Downloaded：0: Based on the dds signal generator vhdl program has a consistent ten k FM function, 32k and 64k sine wave output
Date : 2025-08-13 Size : 2.22mb User : yjl
uart Downloaded：0: RS232 serial port application, which uses a FIFO
Date : 2025-08-13 Size : 3.71mb User : sdhgood
juanji_3_3 Downloaded：0: Write your own 3x3 Gaussian convolution mask, using Verilog write on the ISE
Date : 2025-08-13 Size : 3.76mb User : 刘恒建
sig_control Downloaded：0: Verilog realize traffic lights, which contains the source code and simulation diagram.
Date : 2025-08-13 Size : 2.79mb User : 彭琦
wled Downloaded：0: verilog water lamp design and development, has been proven.
Date : 2025-08-13 Size : 387kb User : zr
mp3_player Downloaded：0: Written in conjunction with vhdl MP3 sopc program can run on the hardware via emulation program included
Date : 2025-08-13 Size : 5.93mb User : li
SPI Downloaded：0: verilog write SPI bus program has been validated!
Date : 2025-08-13 Size : 9.11mb User : bixiangru
std_ovl_v2p7_Feb2013 Downloaded：0: The latest OVL(open verification library),including all standard module of assertions(VHDL and Verilog). It can be used into AXI Protocl Verification. Just share with you guys.
Date : 2025-08-13 Size : 4.79mb User : 张无忌

« 1 2 ... .51 .52 .53 .54 .55 1056.57 .58 .59 .60 .61 ... 4310 »

Search in result