VHDL-FPGA-Verilog List Page 1030

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .25 .26 .27 .28 .29 1030.31 .32 .33 .34 .35 ... 4310 »

DDS_dac9764 Downloaded：0: verilog DDS signal source language, using DAC9764
Date : 2025-08-12 Size : 602kb User : 孙辛泉
EDApinlvji Downloaded：0: Frequency meter program EDA EDA EDA frequency meter frequency meter program procedures
Date : 2025-08-12 Size : 8kb User : 胡鸿飞
KEY_PWM Downloaded：0: adjustable PWM waveform generated by fpga , through the buttons to control its duty cycle
Date : 2025-08-12 Size : 1.48mb User : 孙辛泉
vendingmachine Downloaded：0: Describes a simple model of a vending machine, and comes Testbanch variety of situations were simulated.
Date : 2025-08-12 Size : 91kb User : 周宇
4x4-Keypad Downloaded：0: fpga is a small program used 3s500e 4* 4 keyboard module
Date : 2025-08-12 Size : 274kb User : Clare
TLC549 Downloaded：0: Tlc549AD chip sampling procedure, but the limitation of sampling rate based on the AD chip, the biggest is about 50 KHZ
Date : 2025-08-12 Size : 2.65mb User : 十禅
a Downloaded：0: verilog ise divider
Date : 2025-08-12 Size : 1kb User : 炎静
Q Downloaded：0: verilog square
Date : 2025-08-12 Size : 1kb User : 炎静
CLOCK Downloaded：0: The realization of the digital clock that can display time, including hours, minutes and seconds of information.
Date : 2025-08-12 Size : 57kb User : yuxiuli
lab4_5 Downloaded：0: Using VHDL serial divider, 16 dividend, divisor 8
Date : 2025-08-12 Size : 5kb User : Wang Kaiyue
lab4_4 Downloaded：0: Using VHDL 16 to 229 10 to 16 hex and 10 hex hex conversion
Date : 2025-08-12 Size : 5kb User : Wang Kaiyue
ds18b20_20130712 Downloaded：0: The design is based on the xilinx vertex-5 aimed to realizing the goal of detecting the temperature through ds18b20.
Date : 2025-08-12 Size : 401kb User : 陈客

« 1 2 ... .25 .26 .27 .28 .29 1030.31 .32 .33 .34 .35 ... 4310 »

Search in result