Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - verilog

Search list

[Other] verilog-A_library

Description: Complete Verilog-A library for analog blocks, like ADC, DAC, amplifiers
Platform: | Size: 80896 | Author: zhanglh | Hits:

[VHDL-FPGA-Verilog] verilog

Description: verilog语言例题集锦 包含加法器，乘法器，串并转换器等verilog源代码-Example Collection contains verilog language adder, multiplier, and converters, such as string verilog source code
Platform: | Size: 113664 | Author: 刘佳扬 | Hits:

[VHDL-FPGA-Verilog] verilog

Description: 经典verilog实例，将近130多个。包含大部分设计基础实例，有益于初学者学习。-Classic example of verilog, nearly more than 130. Contains examples of most of the design basis, the benefit of beginners learning.
Platform: | Size: 20480 | Author: liuchao | Hits:

[VHDL-FPGA-Verilog] verilog

Description: Verilog HDL程序设计教程常用verilog模块，特别好的学习资料-" Verilog HDL Programming Guide" verilog modules used, in particular, good learning materials
Platform: | Size: 5120 | Author: buaabuaa | Hits:

[VHDL-FPGA-Verilog] VERILOG-USB2.0IP-core

Description: 完整的用VERILOG语言开发的USB2.0 IP核源代码，包括文档、仿真文件-VERILOG language with a complete development of USB2.0 IP core source code, including files, simulation files
Platform: | Size: 220160 | Author: king | Hits:

[Books] Verilog

Description: 本书详细讲述了硬件描述语言的基础知识，是一本入门的好书-Verilog hardware language
Platform: | Size: 1326080 | Author: 唐松 | Hits:

[VHDL-FPGA-Verilog] Verilog

Description: 夏宇闻-Verilog经典教程，对想要学习Verilog的人提供帮助-Xia Wen-Verilog Classic Guide for those who want to learn Verilog help
Platform: | Size: 1326080 | Author: hao | Hits:

[VHDL-FPGA-Verilog] verilog

Description: 用Verilog语言描述比较器,数据选择器-Verilog language used to describe comparators, data selector
Platform: | Size: 3072 | Author: 胡兵 | Hits:

[VHDL-FPGA-Verilog] verilog

Description: Verilog HDL是一种硬件描述语言，用于从算法级、门级到开关级的多种抽象设计层次的数字系统建模。被建模的数字系统对象的复杂性可以介于简单的门和完整的电子数字系统之间。数字系统能够按层次描述，并可在相同描述中显式地进行时序建模。 　　Verilog HDL 语言具有下述描述能力：设计的行为特性、设计的数据流特性、设计的结构组成以及包含响应监控和设计验证方面的时延和波形产生机制。所有这些都使用同一种建模语言。此外，Verilog HDL语言提供了编程语言接口，通过该接口可以在模拟、验证期间从设计外部访问设计，包括模拟的具体控制和运行。 -Verilog HDL语言不仅定义了语法，而且对每个语法结构都定义了清晰的模拟、仿真语义。因此，用这种语言编写的模型能够使用Verilog仿真器进行验证。语言从C编程语言中继承了多种操作符和结构。Verilog HDL提供了扩展的建模能力，其中许多扩展最初很难理解。但是，Verilog HDL语言的核心子集非常易于学习和使用，这对大多数建模应用来说已经足够。当然,完整的硬件描述语
Platform: | Size: 32106496 | Author: 杨恩源 | Hits:

[VHDL-FPGA-Verilog] verilog-PS2

Description: 在FPGA内，实现PS2键盘数据读取功能，verilog源代码-In the FPGA, achieving PS2 keyboard data read functions, verilog source code
Platform: | Size: 2048 | Author: niuqs | Hits:

[VHDL-FPGA-Verilog] verilog-VGA

Description: 在FPGA内，实现简单的VGA显示功能。verilog源代码-In the FPGA, the realization of a simple VGA display. verilog source code
Platform: | Size: 2048 | Author: niuqs | Hits:

[VHDL-FPGA-Verilog] Verilog

Description: altera公司推荐的verilog代码风格教程-altera recommended verilog code style tutorial
Platform: | Size: 1849344 | Author: blur | Hits:

[VHDL-FPGA-Verilog] 8051core-Verilog

Description: C51 verilog 源代码，可以在逻辑中实现51单片机功能-C51 verilog
Platform: | Size: 52224 | Author: 韩涛 | Hits:

[Other] Verilog

Description: 《无线通信的FPGA设计》里的源码，verilog语言，开发环境我选的VHDL（没有Verilog，代替一下，两个相通）-" Wireless Communications FPGA design" where the source code, verilog language, development environment, I chose VHDL (no Verilog, instead of what, two interlinked)
Platform: | Size: 142336 | Author: 赵晴 | Hits:

[VHDL-FPGA-Verilog] verilog

Description: 通过I2C接口读写EEPROM 在本项目中，我们利用Verilog HDL实现了部分I2C总线功能，并能够通过该总线对AT24C02进行读写操作。为了便于观察读写eeprom的结果，我们将读写的数据同时显示在七段数码管上，并设定读写的数据从0到255不断循环，这样就可以方便进行比较。 -Through the I2C interface to read and write EEPROM in this project, we use Verilog HDL to achieve some of the I2C bus function, and can be carried out through the bus, read and write operations on the AT24C02. To read and write eeprom in order to facilitate observation of the results, we will read and write data simultaneously displayed in the seven-segment digital tube, and set read and write data from 0 to 255 in cycles, so that can be easily compared.
Platform: | Size: 8192 | Author: andy | Hits:

[Communication-Mobile] verilog

Description: 采用用verilog语言编写的全数字锁相环的源代码。-Verilog language used by all-digital phase-locked loop' s source code.
Platform: | Size: 103424 | Author: 采儿 | Hits:

[Other] verilog

Description: 带溢出的四位补码加法运算verilog代码-verilog
Platform: | Size: 4096 | Author: 刘晓芸 | Hits:

[VHDL-FPGA-Verilog] Verilog

Description: 异步fifo的经典写法，使用verilog语言编写的。-Asynchronous fifo' s classic formulation, using verilog language.
Platform: | Size: 220160 | Author: 寻建晖 | Hits:

[Other] Verilog

Description: 交通灯状态机设计的完整Verilog代码-Verilog
Platform: | Size: 4096 | Author: kdong | Hits:

[VHDL-FPGA-Verilog] Verilog

Description: 田耘《无线通信FPGA设计》书中例子的Verilog代码-Tian Yun, " Wireless Communications FPGA design" book example of Verilog code
Platform: | Size: 131072 | Author: lin | Hits:
« 1 2 ... 5 6 7 8 9 1011 12 13 14 15 ... 50 »

CodeBus www.codebus.net