Welcome![Sign In][Sign Up]
Location:
Search - LUT

Search list

[SCMAWG_MATLAB_LUT

Description: 基于单片机(AT89S51)和CPLD(MAX7128)的任意波形发生器的设计——MATLAB生成多种波形查找表的代码-A design of AWG based on MCU(AT89S51) and CPLD(MAX7128)——source code for waveform LUT established by MATLAB
Platform: | Size: 1819648 | Author: 张振 | Hits:

[VHDL-FPGA-Verilogdecom_new

Description: code to compress LUT
Platform: | Size: 23552 | Author: shiny | Hits:

[OthergetLUT4OmniCams

Description: Gets a LUT between the omni-sphere and the image plane to speed up visualization processes in catadioptric images.
Platform: | Size: 7168 | Author: ebladybacca | Hits:

[Software EngineeringLUTDPD

Description: 基于LUT方法的基带预失真程序,对无记忆功法的预失真可以参照和借鉴。-LUT-based method for baseband pre-distortion process, to no memory of pre-distortion power law can refer to and learn from.
Platform: | Size: 193536 | Author: 张艺 | Hits:

[VHDL-FPGA-VerilogLUT_RAM

Description: A LUT RAM distruted for wireless communication using matlab
Platform: | Size: 190464 | Author: ykchan | Hits:

[OS DevelopIO-System

Description: 本实验要求实现模拟单通路I/O系统中的设备分配程序,有如下要求: 1、设计系统设备表SDT、设备控制表DCT、控制器表COCT、通道表CHCT和逻辑设备表LUT。 2、提供给用户各表目的初态。 -This experiment simulating single access requirements I/O system of allocation process and equipment for the following requirements: 1, design system equipment, equipment control SDT table table DCT, controller table COCT, the channel list CHCT and logical equipment LUT table. 2, to give users each table purpose initial state
Platform: | Size: 4096 | Author: yyy | Hits:

[matlabadaptive-predistortion_HCQ

Description: 对双音信号的LUT基带数字预失真,功放采用saleh模型,附有各文件的组成说明。适合于深入学习功放线性化技术。该仿真对宽带和窄带都做了仿真,对窄带的效果更好,仍然有改进的余地。-This is a simulation program of Matlab for LUT digital baseband predistortion. It is helpful in learning High power amplifier linearity technology. Both of the narrowband and wideband situation is under simulation. The result shows that this shceme fits narrowband situation better.
Platform: | Size: 104448 | Author: hcq | Hits:

[VHDL-FPGA-Verilogrom--mif

Description: 生成fpga的rom查找表的c语言和matlab程序还有一个生成正弦和余弦mif文件的生成器-fpga rom lut
Platform: | Size: 134144 | Author: liuheshan | Hits:

[VHDL-FPGA-Veriloglut_mult

Description: 基于查找表的乘法器实现,verilog编写,Modelsim测试-use lut realize the mult
Platform: | Size: 1024 | Author: zhang | Hits:

[Communication-Mobiledpd_simulation_matlab

Description: qpsk调制 预失真仿真程序 基于matlab开发环境- LUT predistortion matlab simulation
Platform: | Size: 2048 | Author: wangbaojun | Hits:

[VHDL-FPGA-VerilogMEMORIA_LUT

Description: THIS CODE SHOWS HOW TO USE THE LUT IN A SPARTAN FPGA AS MEMORY.
Platform: | Size: 1024 | Author: Cian | Hits:

[Software Engineeringlut-internet-

Description: 兰州理工大学 网络课程设计 校园网规划 任务书和说明书-Lanzhou University of Technology Network curriculum design campus network planning task and the description
Platform: | Size: 282624 | Author: 邢新 | Hits:

[Linux-Unixscan_img

Description: 本文来讲讲Mat存储的像素该怎么对其进行扫描?扫描的效率又如何?   文章参考opencv自带的tutiol及其code。   实验功能:   可以手动选择打开电脑上的图片。   对4种对Mat矩阵的扫描方法效率进行比较,这4种扫描方法分别为:连续内存直接访问;用迭代器进行访问;直接像素点进行访问;用LUT查找表进行访问;这4种扫描方法可以在菜单栏进行选择。   这些访问完后是将每个访问到的像素点的像素进行压缩,压缩间隔可以在软件的界面中进行修改。   软件的下端显示每种次扫描方法扫描打开的图片所用的平均时间(程序中设定为求100次的平均值)-This article Laijiang Jiang Mat stored in pixels how to scan them? Scan efficiency and how? The article reference the opencv comes tutiol its code. Experimental feature: you can manually choose to open the picture on the computer. Four kinds of scan efficiency matrix Mat these four kinds of scanning methods: continuous direct memory access access iterator direct pixel access access the LUT lookup table these four kinds of scanning methods select in the menu bar. Visit after each access to the pixels of the pixel to be compressed, compression interval can be modified in the software interface. The bottom of the software shows the average time used by each sub-scan method to scan to open the picture (the program is set to seek 100 times the average)
Platform: | Size: 174080 | Author: wuwei | Hits:

[Delphi VCLLoad-File

Description: Load file、Process、Build Histogram、Image Enhance、Build Log LUT、Mapping LUT、Show Out
Platform: | Size: 182272 | Author: yoyo | Hits:

[matlabfuzzy

Description: 模糊控制中离线生产查询表,已经经过验证!-Fuzzy control and production of lut, has been validated.
Platform: | Size: 1024 | Author: zhoupeiyi | Hits:

[OpenCVLUT_translation

Description: 对图像进行LUT变换,增强图像的对比度,使得图像的后续变换更容易进行。-Image LUT transformation, to enhance the contrast of the image, and makes easier the subsequent transformation of the image.
Platform: | Size: 1024 | Author: 徐海波 | Hits:

[Otherda_fir

Description: 基于FPGA分布式算法FIR滤波器verilog代码 (本人 小论文 代码,通过验证) ​ 本文提出一种新的FIR滤波器FPGA实现方法。讨论了分布式算法原理,并提出了基于分布式算法FIR滤波器的实现方法。通过改进型分布式算法结构减少硬件资源消耗,用流水线技术提高运算速度,采用分割查找表方法减小存储规模,并在Matlab和Modelsim仿真平台得到验证。​ 为了节省FPGA逻辑资源、提高系统速度,设计中引入了分布式算法实现有限脉冲响应滤波器(Finite Impulse Response, FIR)。由于FIR滤波器在实现上主要是完成乘累加MAC的功能,采用传统MAC算法设计FIR滤波器将消耗大量硬件资源。而采用分布式算法 (Distributed Arithmetic, DA),将MAC运算转化为查找表(Look-Up-Table, LUT)输出,不仅能在硬件规模上得到改善,而且更易通过实现流水线设计来提高速度。因此本文采用分布式算法设计一个可配置的FIR滤波器,并以31阶的低通FIR滤波器为例说明分布式算法滤波器结构。- FPGA verilog
Platform: | Size: 6144 | Author: 石康 | Hits:

[VHDL-FPGA-Veriloglut

Description: 可参数化配置的CAM模块,仿照xilinx IP core设计而成,使用SRL16E基本单元实现,节省空间-Can be parameterized configurable CAM module, modeled xilinx IP core designed, implemented using the basic unit SRL16E, space-saving
Platform: | Size: 9216 | Author: 杨斌 | Hits:

[matlabFPGA_LUT

Description: 数字预失真复增益LUT的matlab实现-Matlab realize complex gain LUT
Platform: | Size: 1024 | Author: john | Hits:

[Graph programxapp208

Description: xilinx 基于查找表方法实现的IDCT的verilog源码-Xilinx LUT-based method to achieve the IDCT of the Verilog source code
Platform: | Size: 9216 | Author: ening | Hits:
« 1 2 34 5 »

CodeBus www.codebus.net