Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lut Download
 Description: Can be parameterized configurable CAM module, modeled xilinx IP core designed, implemented using the basic unit SRL16E, space-saving
 Downloaders recently: [More information of uploader 杨斌]
 To Search:
File list (Check if you may need any files):
 

cam_dec.v
cam_enc.v
cam_srl_blk.v
cam_srl_slot.v
cam_srl_unit.v
lut_cam_new.v
    

CodeBus www.codebus.net