Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads Other resource
Title: news5f Download
 Description: Verilog HDL prepared by the five-frequency circuits. Clock using two phase logic role.
 Downloaders recently: [More information of uploader gmcino]
 To Search: verilog news5f
  • [3-8decoder.Rar] - instantiate the 3-8 decoder
  • [sjk] - personnel management system software
  • [ cuart] - verilog programme of serial port
  • [i2c(FPGA).Rar] - FPGA-based I2C bus simulation, using ver
  • [mod6_divide] - prepared using Verilog HDL, a 50% duty c
  • [pci_verilog] - a pci interface hardware description lan
  • [i2cjiekouchengxu] - IIC interface procedures, Xia Wen is the
  • [cpld] - a handy integer frequency divider circui
File list (Check if you may need any files):

CodeBus www.codebus.net