Welcome![Sign In][Sign Up]
Location:
Search - news5f

Search list

[Other resourcenews5f

Description: Verilog HDL语言编写的5分频电路。采用两路时钟相逻辑作用产生。-Verilog HDL prepared by the five-frequency circuits. Clock using two phase logic role.
Platform: | Size: 44553 | Author: 曹光明 | Hits:

[VHDL-FPGA-Verilognews5f

Description: Verilog HDL语言编写的5分频电路。采用两路时钟相逻辑作用产生。-Verilog HDL prepared by the five-frequency circuits. Clock using two phase logic role.
Platform: | Size: 44032 | Author: 曹光明 | Hits:

CodeBus www.codebus.net