Location:
Search - news5f
Search list
Description: Verilog HDL语言编写的5分频电路。采用两路时钟相逻辑作用产生。-Verilog HDL prepared by the five-frequency circuits. Clock using two phase logic role.
Platform: |
Size: 44553 |
Author: 曹光明 |
Hits:
Description: Verilog HDL语言编写的5分频电路。采用两路时钟相逻辑作用产生。-Verilog HDL prepared by the five-frequency circuits. Clock using two phase logic role.
Platform: |
Size: 44032 |
Author: 曹光明 |
Hits: