Description: Through the simulation of the VHDL program downloaded to the FPGA chip EPF10K10LC84-3, the obtained satisfactory results. The design choices (3,1,2) convolutional code and (2,1,1) convolutional code, are highly representative of convolutional codes. For convolutional codes with similar structure and characteristics, so (3,1,2) convolutional encoder and (2,1,1) convolutional decoder design has general applicability.
- [veitebi] - Strongly recommend use of the convolutio
- [renyifenpin] - Arbitrary frequency of VHDL realize that
- [viterbidecoder] - 2,1,7 convolutional code of viterbi deco
- [219encode] - (219) convolutional coding verilog hdl s
- [acs] - Decoding convolutional codes by using th
- [juanjima] - Convolutional code generation process fo
- [chengxu] - A frequency divider, a convolutional enc
- [Convolutionalencoder] - Application of VHDL language implementat
- [viterbi] - viterbi decoder with convolutional encod
- [juanjicoder] - juanjicoder
File list (Check if you may need any files):
新建 WPS文字 文档 (3).wps
Download