Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: juanjima Download
 Description: Convolutional code generation process for the (2,1,3) convolutional code of the shift register to generate
 Downloaders recently: [More information of uploader ljjyxz123]
 To Search:
  • [memory.Rar] - memory management, virtual memory alloca
  • [VHDL_Development_Board_Sources] - which I have recently bought a CPLD Deve
  • [convcode0.1] - Convolution Encoder, and the correspondi
  • [Punctured_2_1_N_] - Is given by (2, 1, N) family of convolut
  • [Viterbi] - (2,1,3) convolutional code C of the Vite
  • [viterbi416] - Realize the (4,1,6)-type convolutional c
  • [li] - This is my classmate in the company prep
  • [juanjima] - Convolutional code of C language, very u
  • [viterbi_deCODE] - Convolutional codes Viterbi decoding sim
  • [123] - Through the simulation of the VHDL progr
File list (Check if you may need any files): 
juanjima
........\Debug
........\.....\juanjima.exe
........\.....\juanjima.ilk
........\.....\juanjima.obj
........\.....\juanjima.pch
........\.....\juanjima.pdb
........\.....\vc60.idb
........\.....\vc60.pdb
........\juanjima.cpp
........\juanjima.dsp
........\juanjima.dsw
........\juanjima.ncb
........\juanjima.opt
........\juanjima.plg

CodeBus www.codebus.net