delay_early_gate digital lead-lag syn - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Windows Develop

Title: delay_early_gate

Category:
Other systems
Tags:
[VHDL] [源码]
File Size:
5kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
12224060

Description: digital lead-lag syn

Downloaders recently: [More information of uploader 12224060]

To Search:

[dpll_fpga] - FPGA-based design of digital phase-locke
[c] - this is GOOD!
[delay_early_gate] - Lead and lag phase-locked loop can be ac
[WCDMA_SYMBOL_synchronization] - Advance- lagging the door symbol synchro

File list (Check if you may need any files):

eddds.xco
iir1.v
iir.v
de_mult.xco
dearly_sub.v
dedds.v
delay_early_gate.v

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.