Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: delay_early_gate Download
 Description: Lead and lag phase-locked loop can be accurate is to synchronize the use of symbols V_LOG code can be directly used to prepare
 Downloaders recently: [More information of uploader xiaoweijiuba]
 To Search:
File list (Check if you may need any files): 
10-6
....\dearly_sub.v
....\dedds.v
....\delay_early_gate.v
....\de_mult.xco
....\eddds.xco
....\iir.v
....\iir1.v

CodeBus www.codebus.net