Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: This is an arbitrary frequency sinusoidal signal generator, with can change the output signal frequency, the output signal phase, arbitrary conversion output signal types (sine, cosine, sawtooth, square wave), the screen showed the user can set the signal frequency and Output signal detection frequency.
 Downloaders recently: [More information of uploader peter.c.wei]
 To Search: DDS dds.r
  • [DDS1] - DDS signal generator, can produce a vari
  • [DDS] - In FPGA-based lookup table approach (LUT
  • [DDS] - DE2 development board to do with the DDS
  • [sin_vhdl] - Controlled by a programmable device sign
File list (Check if you may need any files):
新建文件夹\1.bdf
..........\1000.bdf
..........\1000.bsf
..........\10weiD.bdf
..........\10weiD.bsf
..........\10weiD1.bdf
..........\48.bdf
..........\48.bsf
..........\500.bdf
..........\500.bsf
..........\bijiao.bdf
..........\bijiao.bsf
..........\B_BCD.bsf
..........\B_BCD.vhd
..........\chengfaqi.bsf
..........\chengfaqi.inc
..........\chengfaqi.tdf
..........\chengfaqi.vhd
..........\chengfaqi_wave0.jpg
..........\chengfaqi_waveforms.html
..........\cmp_state.ini
..........\cos.bsf
..........\cos.cmp
..........\cos.vhd
..........\cosn.mif
..........\db\add_sub_11h.tdf
..........\..\add_sub_u0h.tdf
..........\..\add_sub_v0h.tdf
..........\..\altsyncram_0sp.tdf
..........\..\altsyncram_4sp.tdf
..........\..\altsyncram_mgp.tdf
..........\..\altsyncram_pfs.tdf
..........\..\DDS.asm.qmsg
..........\..\DDS.cbx.xml
..........\..\DDS.cmp.cdb
..........\..\DDS.cmp.hdb
..........\..\DDS.cmp.rdb
..........\..\DDS.cmp.tdb
..........\..\DDS.cmp0.ddb
..........\..\DDS.db_info
..........\..\DDS.eco.cdb
..........\..\DDS.eds_overflow
..........\..\DDS.fit.qmsg
..........\..\DDS.fnsim.hdb
..........\..\DDS.hier_info
..........\..\DDS.hif
..........\..\DDS.map.cdb
..........\..\DDS.map.hdb
..........\..\DDS.map.qmsg
..........\..\DDS.pre_map.cdb
..........\..\DDS.pre_map.hdb
..........\..\DDS.psp
..........\..\DDS.rtlv.hdb
..........\..\DDS.rtlv_sg.cdb
..........\..\DDS.rtlv_sg_swap.cdb
..........\..\DDS.sgdiff.cdb
..........\..\DDS.sgdiff.hdb
..........\..\DDS.signalprobe.cdb
..........\..\DDS.sim.hdb
..........\..\DDS.sim.qmsg
..........\..\DDS.sim.rdb
..........\..\DDS.sld_design_entry.sci
..........\..\DDS.sld_design_entry_dsc.sci
..........\..\DDS.smp_dump.txt
..........\..\DDS.syn_hier_info
..........\..\DDS.tan.qmsg
..........\..\DDS_cmp.qrpt
..........\db
..........\Dchufa.bdf
..........\Dchufa.bsf
..........\DDS.asm.rpt
..........\DDS.bdf
..........\DDS.bsf
..........\DDS.cdf
..........\DDS.done
..........\DDS.fit.eqn
..........\DDS.fit.rpt
..........\DDS.fit.summary
..........\DDS.flow.rpt
..........\DDS.map.eqn
..........\DDS.map.rpt
..........\DDS.map.summary
..........\DDS.pin
..........\DDS.pof
..........\DDS.qpf
..........\DDS.qsf
..........\DDS.qws
..........\DDS.sim.rpt
..........\DDS.sof
..........\DDS.tan.rpt
..........\DDS.tan.summary
..........\DDS.vwf
..........\jian.bdf
..........\jian.bsf
..........\kongzhi.bdf
..........\kongzhi.bsf
..........\kongzhi.vwf
..........\kongzhi0.vwf
..........\kongzhi1.bdf
..........\kongzhi1.bsf
    

CodeBus www.codebus.net