Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Windows Develop Communication
Title: DDS Download
 Description: In FPGA-based lookup table approach (LUT) to achieve the DDS can be used in the digital down-conversion and COSTAS PLL, Verilog prepared, I have transferred Qualco
 Downloaders recently: [More information of uploader donnlu]
 To Search: dds verilog fpga FPGA DDS dds verilog verilog dds dds fpga dds verilog LUT FPGA DDS
  • [CORDIC_mixer] - FPGA can be achieved, the use of the NCO
  • [tdmddc_v71] - ddc the VHDL source code, no debugging,
  • [uwb_syn] - Synchronization module with UWB simulati
  • [matlab_simulink_basic_book] - Very classic MATLAB/SIMULINK entry books
  • [ISE_chinese] - Xilinx ISE Chinese Concise Guide, Xilinx
  • [DDS] - DDS frequency conversion can be consider
  • [ddc] - Digital Down Converter for matlab realiz
  • [test_uart] - uart VHDL code : include tx,rx,parity bi
  • [DDS] - this is a code for DDS in Verilog
  • [ZigBeeFpga] - Standards-based ZigBee wireless transcei
File list (Check if you may need any files):

CodeBus www.codebus.net