Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: DE2 development board to do with the DDS process, the frequency resolution can be achieved 1Hz!
 Downloaders recently: [More information of uploader 29385425]
 To Search: dds
  • [dds] - FPGA realization of DDS, f = 90kHZ ~ 5MH
  • [modelsim] - Modelsim simulation study and an excelle
  • [traffic_3] - language vhdl traffic light control syst
  • [DDS_VC] - DDS signal generator production, which p
  • [DDS] - This is an arbitrary frequency sinusoida
  • [dds] - Under the DDS in quartus design, Verilog
File list (Check if you may need any files):
DDS4
....\CrtModule.v
....\db
....\..\altsyncram_d491.tdf
....\..\altsyncram_ec82.tdf
....\..\dds.asm.qmsg
....\..\dds.asm_labs.ddb
....\..\dds.cbx.xml
....\..\dds.cmp.bpm
....\..\dds.cmp.cdb
....\..\dds.cmp.ecobp
....\..\dds.cmp.hdb
....\..\dds.cmp.logdb
....\..\dds.cmp.rdb
....\..\dds.cmp.tdb
....\..\dds.cmp0.ddb
....\..\dds.cmp_bb.cdb
....\..\dds.cmp_bb.hdb
....\..\dds.cmp_bb.logdb
....\..\dds.cmp_bb.rcf
....\..\dds.dbp
....\..\dds.db_info
....\..\dds.eco.cdb
....\..\dds.fit.qmsg
....\..\dds.hier_info
....\..\dds.hif
....\..\dds.map.bpm
....\..\dds.map.cdb
....\..\dds.map.ecobp
....\..\dds.map.hdb
....\..\dds.map.logdb
....\..\dds.map.qmsg
....\..\dds.map_bb.cdb
....\..\dds.map_bb.hdb
....\..\dds.map_bb.logdb
....\..\dds.merge.qmsg
....\..\dds.pre_map.cdb
....\..\dds.pre_map.hdb
....\..\dds.psp
....\..\dds.pss
....\..\dds.rtlv.hdb
....\..\dds.rtlv_sg.cdb
....\..\dds.rtlv_sg_swap.cdb
....\..\dds.sgdiff.cdb
....\..\dds.sgdiff.hdb
....\..\dds.signalprobe.cdb
....\..\dds.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.atm
....\..\dds.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.logdb
....\..\dds.sld_design_entry.sci
....\..\dds.sld_design_entry_dsc.sci
....\..\dds.syn_hier_info
....\..\dds.tan.qmsg
....\..\decode_aoi.tdf
....\dds.asm.rpt
....\dds.cdf
....\dds.done
....\dds.dpf
....\dds.fit.rpt
....\dds.fit.smsg
....\dds.fit.summary
....\dds.flow.rpt
....\dds.jdi
....\dds.map.rpt
....\dds.map.smsg
....\dds.map.summary
....\dds.merge.rpt
....\dds.pin
....\dds.pof
....\dds.qpf
....\dds.qsf
....\dds.qws
....\dds.sof
....\dds.tan.rpt
....\dds.tan.summary
....\dds.v
....\intel.mif
....\pll100m.bsf
....\pll100m.cmp
....\pll100m.inc
....\pll100m.ppf
....\pll100m.v
....\pll100m_bb.v

....\pll100m_waveforms.html
....\Reset_Delay.v
....\rom.bsf
....\rom.cmp
....\rom.inc
....\rom.v
....\rom_bb.v
    

CodeBus www.codebus.net