Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: modelsim Download
 Description: Modelsim simulation study and an excellent example of a script
 Downloaders recently: [More information of uploader cpf.2009]
 To Search: modelsim modelsim makefil
File list (Check if you may need any files):
学习modelsim_脚本仿真的绝佳范例
...............................\使用说明请参看右侧注释====〉〉.txt
...............................\学习modelsim 脚本仿真的绝佳范例
...............................\...............................\fifo
...............................\...............................\....\c
...............................\...............................\....\doc
...............................\...............................\....\...\design
...............................\...............................\....\...\......\AHB_ARBITER.doc
...............................\...............................\....\...\......\AHB_MASTER.doc
...............................\...............................\....\...\verification
...............................\...............................\....\sim
...............................\...............................\....\...\ModelSim
...............................\...............................\....\...\........\scripts
...............................\...............................\....\...\........\.......\run.f
...............................\...............................\....\...\........\.......\signal.f
...............................\...............................\....\...\........\.......\sim.do
...............................\...............................\....\...\........\.......\transcript
...............................\...............................\....\...\........\sim.bat
...............................\...............................\....\...\........\work
...............................\...............................\....\...\........\....\vsim.wlf
...............................\...............................\....\...\........\....\work
...............................\...............................\....\...\........\....\....\_info
...............................\...............................\....\...\vcs
...............................\...............................\....\src
...............................\...............................\....\...\Verilog
...............................\...............................\....\...\.......\fifo.v
...............................\...............................\....\...\vhdl
...............................\...............................\....\syn
...............................\...............................\....\...\ise
...............................\...............................\....\...\synopsys
...............................\...............................\....\...\........\atc18cond.dcsh
...............................\...............................\....\...\........\atc25cond.dcsh
...............................\...............................\....\...\........\atc25setup.dcsh
...............................\...............................\....\...\........\atc35setup.dcsh
...............................\...............................\....\...\........\fs90cond.dcsh
...............................\...............................\....\...\........\fs90setup.dcsh
...............................\...............................\....\...\........\leon.dcsh
...............................\...............................\....\...\........\leon.fc2
...............................\...............................\....\...\........\leon_eth.dcsh
...............................\...............................\....\...\........\leon_eth_pci.dcsh
...............................\...............................\....\...\........\leon_pci.dcsh
...............................\...............................\....\...\........\Makefile
...............................\...............................\....\...\........\readme
...............................\...............................\....\...\........\work
...............................\...............................\....\...\synplify
...............................\...............................\....\...\........\ethermac.v
...............................\...............................\....\...\........\leon.prj
...............................\..........

CodeBus www.codebus.net