Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDRctroll Download
 Description: ddr controller fpga to achieve the correct simulation
 Downloaders recently: [More information of uploader gongranli]
 To Search: ddr VHDL DDR
File list (Check if you may need any files):
DDRctroll
.........\DDR
.........\...\automake.log
.........\...\backup
.........\...\......\dddr_top_v.log
.........\...\......\ddr_Arbiter.log
.........\...\......\ddr_ctrl.log
.........\...\......\ddr_data.log
.........\...\......\FIFO_b.log
.........\...\......\fifo_tes.log
.........\...\......\fifo_test.log
.........\...\......\fifo_wr_to.log
.........\...\bdg.cmd
.........\...\bdg.edi
.........\...\bdg.jhd
.........\...\bdg.log
.........\...\bdg.naf
.........\...\bdg.srd
.........\...\bdg.srm
.........\...\bdg.srs
.........\...\bdg.sym
.........\...\bdg.szr
.........\...\bdg.tfi
.........\...\bdg.tlg
.........\...\bdg.v
.........\...\bdg.vhm
.........\...\bdg.vm
.........\...\chipsim.err
.........\...\dddr_top_v.cmd
.........\...\dddr_top_v.edi
.........\...\dddr_top_v.jhd
.........\...\dddr_top_v.log
.........\...\dddr_top_v.naf
.........\...\dddr_top_v.ngo
.........\...\dddr_top_v.sch
.........\...\dddr_top_v.srd
.........\...\dddr_top_v.srm
.........\...\dddr_top_v.srs
.........\...\dddr_top_v.szr
.........\...\dddr_top_v.tfi
.........\...\dddr_top_v.tlg
.........\...\dddr_top_v.v
.........\...\dddr_top_v.vhm
.........\...\dddr_top_v.vm
.........\...\ddrctrll.alt
.........\...\ddrctrll.bgn
.........\...\ddrctrll.dir
.........\...\............\5_1.ncd
.........\...\............\5_1.pad
.........\...\............\5_1.par
.........\...\............\ddrctrll.par
.........\...\ddrctrll.html
.........\...\DDRCTRLL.ini
.........\...\ddrctrll.jed
.........\...\ddrctrll.jid
.........\...\DDRCTRLL.lci
.........\...\DDRCTRLL.lct
.........\...\ddrctrll.lpf
.........\...\ddrctrll.mrp
.........\...\DDRCTRLL.mt
.........\...\ddrctrll.nc1
.........\...\ddrctrll.ncd
.........\...\ddrctrll.ngd
.........\...\ddrctrll.ngy
.........\...\ddrctrll.p2b
.........\...\ddrctrll.p2t
.........\...\ddrctrll.p3t
.........\...\ddrctrll.pad
.........\...\ddrctrll.par
.........\...\ddrctrll.pkgPer
.........\...\ddrctrll.prePer
.........\...\ddrctrll.prf
.........\...\ddrctrll.prm
.........\...\ddrctrll.pstPer
.........\...\DDRCTRLL.pt
.........\...\ddrctrll.rev
.........\...\ddrctrll.rvp
.........\...\ddrctrll.sdf
.........\...\DDRCTRLL.sty
.........\...\DDRCTRLL.syn
.........\...\ddrctrll.vo
.........\...\ddrctrll_edf.log
.........\...\ddrctrll_info.html
.........\...\ddrctrll_map.ncd
.........\...\ddrctrll_mp.par
.........\...\ddrctrll_mrp.html
.........\...\ddrctrll_pad.html
.........\...\ddrctrll_par.html
.........\...\DDRCTRLL_tcl.ini
.........\...\ddrctrll_toc.html
.........\...\ddrctrll_twr.html
.........\...\ddr_arbi.jhd
.........\...\ddr_Arbiter.cmd
.........\...\ddr_Arbiter.edi
.........\...\ddr_arbiter.jhd
.........\...\ddr_Arbiter.log
.........\...\ddr_ctrl.srs
.........\...\ddr_ctrl.sym
.........\...\ddr_ctrl.szr
.........\...\ddr_ctrl.tfi
    

CodeBus www.codebus.net