interleaver This is a convolutional code written i - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Windows Develop

Title: interleaver

Category:
Other systems
Tags:
[VHDL] [源码]
File Size:
2kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
hu.wang

Description: This is a convolutional interleaver code written in verilog, the ram is sram with ram_ncs, ram_nwe, ram_noe characters.

Downloaders recently: [More information of uploader hu.wang]

To Search: verilog code for convolutional interleaver sram verilog ram verilog convolutional code interleaver verilog interleaver.v verilog convolutional convolutional code vhdl Verilog code of interleaver

[bit_intealeaver1] - verilog HDL language dvb_t the bit inter
[turbo-interleaver] - FPGA-Based Turbo Code Interleaver Design
[jiaozhiqi_fpga] - CDMA2000 system for the realization of a
[ENCODE] - Interleaved Coded achieve this source, s
[Convolution] - In this case is a convolutional code on
[interleaver-vhdl] - 4-8 prepared VHDL code interleaver
[interleaver] - This is a prepared using VHDL interleave
[RAM] - VHDL prepared with a 16-bit word length,
[conv.vhd] - VHDL code of convolutional encoding
[sin_generator] - Sin Generator. 16 points on period.

File list (Check if you may need any files):

interleaver.v

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.