usbfree_core Complete usb freecore, all prepared w - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Communication-Mobile

Title: usbfree_core

Category:
USB develop
Tags:
[VHDL] [源码]
File Size:
59.67kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
a1226wys

Description: Complete usb freecore, all prepared with Verilog

Downloaders recently: [More information of uploader a1226wys]

To Search: Verilog USB VHDL USB USB verilog free usb2.0 veril

[usb_funct[1].tar] - usb 1.1 source code
[usb_verilog.tar] - document contains a usb ASIC design, the
[USB_VHDL_CODE] - USB interface controller reference desig
[usb_funct.tar] - Verilog language description of the USB
[masteryoftheJavaWebexploitation] - This book introduces how to build Java W
[examples] - Finite element program feap example, the
[FPGAVHDLexample] - FPGA application is a good Liezi, I test
[usb_phy.tar] - Very simple USB 1.1 PHY. Includes all th
[Asynchronous_slavefifo_wr] - usb-cy7c68013 asynchronous transfer writ
[usb_funct] - USB 2.0 verilog source code, which conta

File list (Check if you may need any files):

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.