VerilogHDL_alarmclock Using Verilog HDL language,

Title: VerilogHDL_alarmclock

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
3.1mb
Update:
2008-10-13
Downloads:
1 Times
Uploaded by:
liaoggnihao

Description: Using Verilog HDL language, multi-function digital clock, including the four functions: the time display and settings, stopwatch, alarm clock, date display and settings, the source code for the FPGA and CPLD learner has high values,

Downloaders recently: [More information of uploader liaoggnihao]

To Search: digital clock verilog alarm clock verilog cpld verilogHDL VerilogHDL_alarmclock arm fpga alarm verilog digital clock verilog code verilog stopwatch verilog digital clock

[Digtal Frequency Test(experiment report)] - Digtal Frequency Test(experiment report)
[intro_to_quartus2_v6.0_chinese] - Chinese quartus II 6.0 manual intro_to_q
[TFT_LCD_DRIVE_03] - TFT display driving principle is the dev
[7segmentledclockinasm] - graduation design with the time it is th
[FIFO] - Asynchronous FIFO controller Verilog Des
[verilog1] - err
[VerilogHDL_trafficlight] - Using Verilog HDL language of the traffi
[VerilogHDL_StepperMotor_control] - Using Verilog HDL language of the steppe
[qiangdaqi] - I designed Answer is eight-way, and easy
[LCD-dianzicheng.RAR] - LCD display电子计价秤1. The program for the u

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net