VHDL-FPGA-Verilog List Page 645

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .40 .41 .42 .43 .44 645.46 .47 .48 .49 .50 ... 4310 »

pingponggame Downloaded：0: 1, the design of a competition by the A and B sides, there are three tennis referee consoles. 2, with eight (or more) LED arranged in a straight line to the midpoint for the community, participating representatives of bo
Date : 2025-06-26 Size : 2kb User : 学生
mathtime Downloaded：0: Digital clock maxplusii implementation combines the contents of VHDL and digital circuits, some of you want to add your own lantern, punctual timekeeping functions, for example
Date : 2025-06-26 Size : 264kb User : Yanzi
ao486-master Downloaded：0: is a op source 486 processor ip core ,study x86 cpu be refence is
Date : 2025-06-26 Size : 3.52mb User : 日向雏田
VGA_flyinglogo Downloaded：0: FPGA VGA Use FPGA development board displaying a moving logo, when touching the edge of the picture on the screen will automatically bounce.
Date : 2025-06-26 Size : 3.3mb User : mmhy
ck1 Downloaded：0: FPGA implementation with digital clock, using Nexys4 development board, so the use of the principle of persistence of vision to realize digital tube display.
Date : 2025-06-26 Size : 525kb User : mmhy
keyboard Downloaded：0: FPGA keyboard interface controller implements when you press a key on the keyboard, LED lights will show the value of the corresponding keyboard data, when this data can be displayed on a digital, on the show (such as 0-
Date : 2025-06-26 Size : 241kb User : mmhy
IC74HC159 Downloaded：0: code vhdl for ic 74hc159
Date : 2025-06-26 Size : 40kb User : duy
Fre_Test Downloaded：0: VHDL frequency meter, a peripheral self build shaping circuit. The frequency measurement accuracy in 1HZ-10MHZ is about 0.1
Date : 2025-06-26 Size : 18.99mb User : 程硕
KEY Downloaded：0: Use VHDL to achieve 4X4 keypad scanning and decoding, and displays the corresponding value in the digital keys.
Date : 2025-06-26 Size : 12.03mb User : 冯凯
regfiles Downloaded：0: Register file 32 registers allow data writing and reading, regfiles clock control
Date : 2025-06-26 Size : 1kb User : Fanya
verilong-example Downloaded：0: vhdl language routines suitable for beginners to learn the books
Date : 2025-06-26 Size : 111kb User : 王新锐
huffman.vhdl Downloaded：0: Hoffman Tree VHDL Code. All credit goes to the other guy who uploaded this to this website.
Date : 2025-06-26 Size : 6kb User : Cheng

« 1 2 ... .40 .41 .42 .43 .44 645.46 .47 .48 .49 .50 ... 4310 »

Search in result