VHDL-FPGA-Verilog List Page 235

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .30 .31 .32 .33 .34 235.36 .37 .38 .39 .40 ... 4310 »

4670.TLK1221 Downloaded：0: Tlk1221 chip information, mainly tlk1221 chip circuit applications.
Date : 2025-05-25 Size : 496kb User : mmmmm梅
sin Downloaded：0: The output of the sine wave can be realized and the phase and frequency of the sine wave can be controlled by two control words.
Date : 2025-05-25 Size : 3kb User : BCQC
FPGA-spi Downloaded：0: Spi communication for fpga
Date : 2025-05-25 Size : 1kb User : 岸边树
11位巴克码序列峰值检测器 Downloaded：0: (1) the spike sequence of Barker code can be detected; (2) the spike sequence of Barker code can be detected under the condition of 1bits error
Date : 2025-05-25 Size : 46kb User : 浅月燃尽紫竹林
uart Downloaded：0: UART function module, Verilog, simple and practical
Date : 2025-05-25 Size : 1kb User : pwy122
eetop.cn_无线通信FPGA代码 Downloaded：0: wuxiantongxinFPGA VERILOG HDL
Date : 2025-05-25 Size : 196kb User : 猪猪乾坤
Sleep Away Downloaded：0: what are you doing for your life. You are so young, you have pashion and what the hell are you doing right now
Date : 2025-05-25 Size : 4.37mb User : werwerwerwe
CPU_Verilog Downloaded：0: This code completes the design of pipelined CPU
Date : 2025-05-25 Size : 12kb User : fairchildfzc
tiaowen Downloaded：0: VGA asdfghjkkkkkkkkkkkkkkk
Date : 2025-05-25 Size : 19kb User : sunyue
spi Downloaded：0: FPGA 8 bit SPI information transfer as a cluster machine......
Date : 2025-05-25 Size : 585kb User : NOB0DY
demo_convection_diffusion_POD Downloaded：0: reduced basis for schrodnger
Date : 2025-05-25 Size : 1.12mb User : ened89
用串口DMA方式接收发送数据 Downloaded：0: In the STM32 board and computer serial assistant for communication, using the serial port DMA way, first receive, and then sent to the PC terminal, you can receive continuously, sent through the button once
Date : 2025-05-25 Size : 2.12mb User : wisdomM

« 1 2 ... .30 .31 .32 .33 .34 235.36 .37 .38 .39 .40 ... 4310 »

Search in result