CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Search in result
Search
VHDL-FPGA-Verilog list
Sort by :
«
1
2
...
.26
.27
.28
.29
.30
1731
.32
.33
.34
.35
.36
...
4310
»
CPU
Downloaded:0
This cpu is very good.It is easy to understand.
Date
: 2025-09-15
Size
: 7kb
User
:
fredric
bysj
Downloaded:0
FPGA frequency characteristics of instrument,With the development of a new world advanced level, the test circuit frequency is the key
Date
: 2025-09-15
Size
: 17kb
User
:
冯仑
DDS_SOPC
Downloaded:0
This paper presents a design of harmonic signal generator based on DDS/SOPC technology, particularly discussed the principle of DDS and the design course of SOPC. This design integrated DDS module and the MCU module on a
Date
: 2025-09-15
Size
: 1.78mb
User
:
斯蒂芬
SAE-J2178_1v002
Downloaded:1
Standard of ODB II SAE J2178 On-Board Diagnostic,North-American standard.physical layer
Date
: 2025-09-15
Size
: 169kb
User
:
ZhaoYan
FPGAandAT89S52
Downloaded:0
FPGA and AT89SS52
Date
: 2025-09-15
Size
: 1kb
User
:
沈宣佐
quatus2_example
Downloaded:0
This a typical design using the program quatus2 which can help you kown this promgram soon.
Date
: 2025-09-15
Size
: 1.07mb
User
:
张勐
Four-adder-and-four--counter
Downloaded:0
Four QuanJia device and counter verilog of the routines, and four QuanJia device simulation program.
Date
: 2025-09-15
Size
: 3kb
User
:
明晓昕
decoder-realizing-of-FPGA
Downloaded:0
Decoder fpga corresponding code, and simulation. In the design here seven segment digital pipe display the decoder is the case of the realization of the statements.
Date
: 2025-09-15
Size
: 243kb
User
:
明晓昕
NCO-design-based-on-CORDIC
Downloaded:0
NCO design based on cordic algorithm.THis paper dervices the principle of CORDIC algorithm precisely.
Date
: 2025-09-15
Size
: 348kb
User
:
程文翔
sequential-detactor
Downloaded:0
The routines including seven order pseudo-random sequence generator, sequence yards detector, parity validator, CRC (cyclic redundancy) validator, and with FPGA code and simulation.
Date
: 2025-09-15
Size
: 262kb
User
:
明晓昕
ISE10.1-introducement
Downloaded:0
Document ISE10.1 introduces the function of some kind of FPGA procedures, including from new document, comprehensive, function simulation, compile realization and insert the IP nuclear methods, very detailed explanation.
Date
: 2025-09-15
Size
: 643kb
User
:
明晓昕
FPGA-lessons
Downloaded:0
Describes the FPGA system development courseware. National electronic contest, very practical.
Date
: 2025-09-15
Size
: 12.25mb
User
:
张琪
«
1
2
...
.26
.27
.28
.29
.30
1731
.32
.33
.34
.35
.36
...
4310
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.