Description: Abstract: This paper describes the working principle of an all-digital phase-locked loop is proposed application VHDL technical design an all-digital phase-locked loop method, and use complex programmable logic device CPLD to be achieved, given the main modules of the system design process and simulation results .
- [DigitalPLL] - An easy-to-read digital phase-locked loo
- [pll] - pll clock in the FPGA to achieve the sou
- [pll] - DPLL lesson plans. DPLL lesson plans.
- [DigitalPLL] - Introduce the basic structure of digital
- [formatter] - Actel basic VHDL source code modules, in
- [shuzisuoxiang] - Digital phase-locked loop (DPLL) technol
- [suoxianghuan] - Phase-locked loop (PLL) simulink simulat
- [dds] - The DDS-based FPGA design, the procedure
- [pll] - Achieved pll function, help beginners le
- [2009] - Intelligent all-digital phase-locked loo
File list (Check if you may need any files):
全数字锁相环.doc
Download