Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shuzisuoxiang Download
 Description: Digital phase-locked loop (DPLL) technology in digital communications, radio electronics, and many other fields has been extremely wide range of applications. With the traditional analog circuit implementation of the PLL in comparison, DPLL with high accuracy, free from the impact of temperature and voltage, loop bandwidth and center frequency adjustable programming, easy to build a high-order phase-locked loop, etc..
 Downloaders recently: [More information of uploader haiping.xin]
 To Search: dpll vhdl DPLL
  • [bit-catchingupFPGA] - This article is in the FPGA, the realiza
  • [DPLL(VHDL)] - The use of VHDL language of digital phas
  • [phase_lock_vhdl] - To achieve phase-locked loop in the VHDL
  • [ASurveyofDigitalPhaseLockedloops] - The purpose of this paper is to present
  • [dpll] - dpll the verilog code to complete the di
  • [fast_pll] - phase-locked pll of fpga design, altera
  • [pll] - Abstract: This paper describes the worki
  • [weitongbu] - Digital phase-locked loop to achieve bit
  • [DPLL] - Digital PLL Frequency Synthesizer vhdl s
File list (Check if you may need any files): 
shuzisuoxiang.txt

CodeBus www.codebus.net