Description: This is a device on the clock frequency of the procedure, it can realize the expansion of the frequency.
- [v2vhdl.tar] - The Verilog design into VHDL design prog
- [div] - Frequency divider is one of the basic un
- [des] - Programming des encryption header files,
- [clk-div] - The VHDL code for a clock divider by 27
- [zz] - Keying increase/decrease counter to 20MH
File list (Check if you may need any files):
Download