Description: Keying increase/decrease counter to 20MHz system clock by the divider available after 5M, 1M, 100K, 10K, 5K, 1K, 10Hz, 1Hz
To Search:
- [clock-divider] - This is a device on the clock frequency
- [E1_DCR] - 2MHz data clock recovery circuit, includ
- [work4dvf] - NC NC divider divider design of its func
- [clk4] - clk4 clock divider is designed for FPGA
- [clk_div] - VHDL description of the clock divider ci
- [50M] - verilog language sub-frequency module, u
File list (Check if you may need any files):
11.ppt
Download