Location:
Search - verilog
Search list
Description: Viterbi算法的Verilog源代码。-Viterbi Algorithm Verilog source code.
Platform: |
Size: 11264 |
Author: qjyong |
Hits:
Description: 这是一组Verilog的代码小程序,适合新手练习使用.-This is a group of small Verilog code procedures for the use of novice practitioners.
Platform: |
Size: 9216 |
Author: 藏瑞 |
Hits:
Description: fir ISP design
fir VHDL VHDL编程滤波的硬件描述语言实现,包括VHDL语言和verilog语言-fir fir VHDL design ISP programming VHDL hardware description of the filter language , including the VHDL language and verilog
Platform: |
Size: 112640 |
Author: xiong |
Hits:
Description: 用Verilog实现基于FPGA的通用分频器-using Verilog FPGA-based Universal Frequency Divider
Platform: |
Size: 124928 |
Author: xiong |
Hits:
Description: verilog实现锁存器,共有四个文件,包含测试文件-verilog achieve latches, a total of four documents, including test paper
Platform: |
Size: 1024 |
Author: zzm |
Hits:
Description: verilog HDL实现先进先出栈,不含测试文件-verilog HDL achieve first-in first-out stack, non-test document
Platform: |
Size: 1024 |
Author: zzm |
Hits:
Description: verilog实现16*16位乘法器,带测试文件-verilog achieve 16* 16 multiplier, with test documents
Platform: |
Size: 25600 |
Author: zzm |
Hits:
Description: 本文件介绍的是用VerilogHDL语言设计分频器和32位计数器.-This paper presents the design using Verilog HDL language Frequency Divider and 32 counters.
Platform: |
Size: 158720 |
Author: 少华 |
Hits:
Description: 基于verilog的全数字锁相环的设计,基于verilog的全数字锁相环的设计。-verilog DPLL the design, verilog based on the DPLL design.
Platform: |
Size: 93184 |
Author: li |
Hits:
Description: modelsim工程,用verilog实现的HDB3编码,以及测试程序testbench-modelsim works with verilog realized HDB3 coding, and testing procedures testbench
Platform: |
Size: 22528 |
Author: chengroc |
Hits:
Description: i2c总线verilog源代码 ,包括测试模块-i2c Bus verilog source code, including testing module
Platform: |
Size: 509952 |
Author: 张云凤 |
Hits:
Description: master spi的源代码(verilog),包括文档,测试程序-master spi the source code (verilog), including documentation, testing procedures
Platform: |
Size: 180224 |
Author: wood |
Hits:
Description: 朋友,我是Jawen.看到先前上载的一套CPLD开发板的VHDL源码挺受欢迎的,现在就将她的Verilog源码也一并贡献给大家:8位优先编码器,乘法器,多路选择器,二进制转BCD码,加法器,减法器,简单状态机,四位比较器,7段数码管,i2c总线,lcd液晶显示,拨码开关,串口,蜂鸣器,矩阵键盘,跑马灯,交通灯,数字时钟-friends, I Jawen. previously seen on the set of CPLD Development Board VHDL source code quite welcome, Now she will also be Verilog source contribution to everyone : eight priority encoder, multipliers, Multi-channel selector, binary to BCD, adder, subtraction device, the simple state machine, four comparators, 7 of the digital control, i2c bus, lcd LCD allocated code switches, serial port, the buzzer sounded, matrix keyboards, Bomadeng. Traffic lights, digital clock
Platform: |
Size: 3151872 |
Author: Jawen |
Hits:
Description: Verilog HDL是一种硬件描述语言,用于从算法级、门级到开关级的多种抽象设计层次的数字系统建模,想学习的这个资料对你有用。-Verilog HDL is a hardware description language, for the algorithm level, gate-level to switch-level abstract design of the multiple levels of system modeling, want to study this information be useful to you.
Platform: |
Size: 32768 |
Author: 刘斐 |
Hits:
Description: 文件包含一个usb 专用集成电路设计项目,用的verilog 原码-document contains a usb ASIC design, the original code verilog
Platform: |
Size: 197632 |
Author: jockeyhao |
Hits:
Description: VERILOG语言速查手册,与VHDL齐名的另外一硬件描述语言-verilog language manuals, and the other enjoying VHDL hardware description language 1
Platform: |
Size: 138240 |
Author: 陈度甫 |
Hits:
Description: Verilog HDL硬件描述语言,徐振林编著。pdf格式。-Verilog HDL Hardware Description Languages, edited cheng. Pdf format.
Platform: |
Size: 4841472 |
Author: Zhou |
Hits:
Description: 初学cpu结构的很好的verilog代码的示例,适合初学者-novice cpu structure of the good verilog code examples for beginners
Platform: |
Size: 79872 |
Author: mapleni |
Hits:
Description: 这是使用VERILOG语言,基于MICRON公司的SDRAM开发的SDRAM接口逻辑-verilog This is the use of language, MICRON-based company's development of the SDRAM SDRAM interface logic
Platform: |
Size: 414720 |
Author: |
Hits:
Description: 用verilog编的小程序,希望对需要的人有所帮助-verilog series with a small procedure, and I hope to the people in need some help
Platform: |
Size: 1024 |
Author: 小名 |
Hits: